參數(shù)資料
型號： MPC107APX66L0
廠商： MOTOROLA INC
元件分類： 外設(shè)及接口
英文描述： MULTIFUNCTION PERIPHERAL, PPGA503
封裝： PLASTIC, BGA-503
文件頁數(shù)： 9/46頁
文件大小： 585K
代理商： MPC107APX66L0
MPC107 Hardware Specifications (Rev 0.2)
17
PRELIMINARYSUBJECT TO CHANGE WITHOUT NOTICE
Electrical and Thermal Characteristics
1.4.3.2 Input AC Timing Specications
Table 9 provides the input AC timing specications. See Figure 7 and Figure 8.
Notes:
1
All memory, processor, and related interface input signal specications are measured from the TTL level (0.8
or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the memory bus clock,
SDRAM_SYNC_IN. SDRAM_SYNC_IN is the same as PCI_SYNC_IN in 1:1 mode, but is twice the fre-
quency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of
PCI_SYNC_IN). See Figure 7.
1
All PCI signals are measured from OVdd/2 of the rising edge of PCI_SYNC_IN to 0.4*OVdd of the signal in
question for 3.3 V PCI signaling levels. See Figure 8.
2
Input timings are measured at the pin.
3tCLK is the time of one SDRAM_SYNC_IN clock cycle.
4
All mode select input signals specications are measured from the TTL level (0.8 or 2.0 V) of the signal in
question to the VM = 1.4 V of the rising edge of the HRESET signal. See Figure 9.
Table 9. Input AC Timing Specifications
At recommended operating conditions (See Table 2) with GVdd = 3.3 V ± 5% and LVdd = 3.3 V ± 5%
Num
Characteristic
Min
Max
Units
Notes
10a
PCI Input Signals Valid to PCI_SYNC_IN (Input Setup)
2.0
ns
2,3
10b
Memory Interface Signals
Valid to SDRAM_SYNC_IN (Input Setup)
2.0
ns
1,3
10c
Epic, Misc. Debug Input Signals Valid to SDRAM_SYNC_IN
(Input Setup)
2.0
ns
1,3
10d
I2C Input Signals Valid to SDRAM_SYNC_IN (Input Setup)
2.0
ns
1,3
10e
Mode select Inputs Valid to HRESET (Input Setup)
9*tCLK
ns
1,35
10f
60x Processor Interface Signals
Valid to SDRAM_SYNC_IN (Input Setup)
2.0
ns
1,3
11a1 PCI_SYNC_IN (SDRAM_SYNC_IN) to Inputs Invalid (Input Hold)
1.0
ns
2,3
11a2 Memory Interface Signals
SDRAM_SYNC_IN to Inputs Invalid (Input Hold)
0.5
ns
1,3
11a3 60x Processor Interface Signals
SDRAM_SYNC_IN to Inputs Invalid (Input Hold)
0
ns
1,3
11b
HRESET to Mode select Inputs Invalid (Input Hold)
0
ns
1,3,5
相關(guān)PDF資料
PDF描述
MPC107APX100L0 MULTIFUNCTION PERIPHERAL, PPGA503
MPC184VFB SPECIALTY MICROPROCESSOR CIRCUIT, PBGA252
MPC5123YVY400BR RISC PROCESSOR, PBGA516
MPC5123VY400B RISC PROCESSOR, PBGA516
MPC5123VY400BR RISC PROCESSOR, PBGA516
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC-108 制造商:Greenlee Textron Inc 功能描述:Unspecified Tools & Accessories ADAPTER,MATING BULKHEAD
MPC108100J 功能描述:厚膜電阻器 - 透孔 MPC10 10R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
MPC108101J 制造商:TE Connectivity 功能描述:RESISTOR 10 WATT 100R 5%
MPC108102J 功能描述:厚膜電阻器 - 透孔 MPC10 1K0 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
MPC108103J 功能描述:厚膜電阻器 - 透孔 MPC10 10K 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*