- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359172 > MM24256-AWMN5T (意法半導體) 256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines PDF資料下載
參數(shù)資料
| 型號： | MM24256-AWMN5T |
| 廠商： | 意法半導體 |
| 元件分類： | EEPROM |
| 英文描述： | 256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| 中文描述： | 256千位串行總線EEPROM，帶有集成電路芯片使能兩線 |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 124K |
| 代理商： | MM24256-AWMN5T |
7/20
M24256-A
Figure 6. Write Mode Sequences with WC=0 (data write enabled)
S
S
BYTE WRITE
DEV SEL
BYTE ADDR
BYTE ADDR
DATA IN
WC
S
PAGE WRITE
DEV SEL
BYTE ADDR
BYTE ADDR
DATA IN 1
WC
DATA IN 2
AI01106B
PAGE WRITE
(cont’d)
WC (cont’d)
S
DATA IN N
ACK
R/W
ACK
ACK
ACK
ACK
ACK
ACK
ACK
R/W
ACK
ACK
slot), either at the end of a byte write or a page
write, the internal memory write cycle is triggered.
A STOP condition at any other time does not trig-
ger the internal write cycle.
During the internal write cycle, the SDA input is
disabled internally, and the device does not re-
spond to any requests.
相關PDF資料 |
PDF描述 |
|---|---|
| MM54HC541J | 8-Bit Non-Inverting Buffer/Driver |
| MM74C174WM | Hex D-Type Flip-Flop |
| CD4023BKMSR | Triple 3-input NAND Gate |
| CD4023BH | Logic IC |
| CD4023BDMSR | Triple 3-input NAND Gate |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MM24256-AWMN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM24256-AWMW5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM24256-AWMW6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM24256-BBN5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| MM24256-BBN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
發(fā)布緊急采購，3分鐘左右您將得到回復。