- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359172 > MM24256-AWMN5T (意法半導(dǎo)體) 256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines PDF資料下載
參數(shù)資料
| 型號(hào)： | MM24256-AWMN5T |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | EEPROM |
| 英文描述： | 256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| 中文描述： | 256千位串行總線EEPROM，帶有集成電路芯片使能兩線 |
| 文件頁數(shù)： | 11/20頁 |
| 文件大?。?/td> | 124K |
| 代理商： | MM24256-AWMN5T |
11/20
M24256-A
Table 9. AC Characteristics
Note: 1. For a reSTART condition, or following a write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
4. This is preliminary data.
Symbol
Alt.
Parameter
M24256-A
Unit
V
CC
=4.5 to 5.5 V
T
A
=–40 to 85
°
C
V
CC
=2.5 to 5.5 V
T
A
=–40 to 85
°
C
V
CC
=1.8 to 3.6 V
T
A
=–20 to 85
°
C
4
Min
Max
Min
Max
Min
Max
t
CH1CH2
t
R
Clock Rise Time
300
300
1000
ns
t
CL1CL2
t
F
Clock Fall Time
300
300
300
ns
t
DH1DH22
t
R
SDA Rise Time
20
300
20
300
20
1000
ns
t
DL1DL22
t
F
SDA Fall Time
20
300
20
300
20
300
ns
t
CHDX1
t
SU:STA
Clock High to Input Transition
600
600
4700
ns
t
CHCL
t
HIGH
Clock Pulse Width High
600
600
4000
ns
t
DLCL
t
HD:STA
Input Low to Clock Low (START)
600
600
4000
ns
t
CLDX
t
HD:DAT
Clock Low to Input Transition
0
0
0
μ
s
t
CLCH
t
LOW
Clock Pulse Width Low
1.3
1.3
4.7
μ
s
t
DXCX
t
SU:DAT
Input Transition to Clock
Transition
100
100
250
ns
t
CHDH
t
SU:STO
Clock High to Input High (STOP)
600
600
4000
ns
t
DHDL
t
BUF
Input High to Input Low (Bus
Free)
1.3
1.3
4.7
μ
s
t
CLQV3
t
AA
Clock Low to Data Out Valid
200
900
200
900
200
3500
ns
t
CLQX
t
DH
Data Out Hold Time After Clock
Low
200
200
200
ns
f
C
f
SCL
Clock Frequency
400
400
100
kHz
t
W
t
WR
Write Time
10
10
10
ms
Table 10. AC Measurement Conditions
Input Rise and Fall Times
≤
50 ns
Input Pulse Voltages
0.2V
CC
to 0.8V
CC
Input and Output Timing
Reference Voltages
0.3V
CC
to 0.7V
CC
Figure 9. AC Testing Input Output Waveforms
AI00825
0.8VCC
0.2VCC
0.7VCC
0.3VCC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM54HC541J | 8-Bit Non-Inverting Buffer/Driver |
| MM74C174WM | Hex D-Type Flip-Flop |
| CD4023BKMSR | Triple 3-input NAND Gate |
| CD4023BH | Logic IC |
| CD4023BDMSR | Triple 3-input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM24256-AWMN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM24256-AWMW5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM24256-AWMW6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM24256-BBN5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| MM24256-BBN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。