- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359172 > MM24128-BRBN6T (意法半導(dǎo)體) 256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines PDF資料下載
參數(shù)資料
| 型號： | MM24128-BRBN6T |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | EEPROM |
| 英文描述： | 256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| 中文描述： | 一百二十八分之二百五十六千位串行總線EEPROM，帶有集成電路芯片啟用三線 |
| 文件頁數(shù)： | 7/19頁 |
| 文件大?。?/td> | 117K |
| 代理商： | MM24128-BRBN6T |
7/19
M24256-B, M24128-B
Figure 6. Write Mode Sequences with WC=0 (data write enabled)
S
S
BYTE WRITE
DEV SEL
BYTE ADDR
BYTE ADDR
DATA IN
WC
S
PAGE WRITE
DEV SEL
BYTE ADDR
BYTE ADDR
DATA IN 1
WC
DATA IN 2
AI01106B
PAGE WRITE
(cont’d)
WC (cont’d)
S
DATA IN N
ACK
R/W
ACK
ACK
ACK
ACK
ACK
ACK
ACK
R/W
ACK
ACK
Minimizing System Delays by Polling On ACK
During theinternal write cycle, the memory discon-
nects itself from the bus, and copies the data from
its internal latches to the memory cells. The maxi-
mum write time (t
w
) is shown in Table 9, but the
typical time is shorter. To make use of this,an Ack
polling sequence can be used by themaster.
The sequence, as shown in Figure 7, is:
– Initial condition: a Write is in progress.
– Step 1: the master issues a START condition
followed by a Device Select Code (the first byte
of the new instruction).
– Step 2: if the memory is busy with the internal
write cycle, no Ack will be returned and the mas-
ter goes back to Step 1. If the memory has ter-
minated the internal write cycle, it responds with
an Ack, indicating that the memory is ready to
receive the second part of the next instruction
(thefirst byte ofthis instructionhaving been sent
during Step 1).
Read Operations
Read operations are performed independently of
the state of the WC pin.
Random Address Read
A dummy write is performed to load the address
into the address counter, as shown in Figure 8.
Then, without sending a STOP condition, themas-
ter sends another START condition, and repeats
the Device Select Code, with the RW bit set to ‘1’.
The memory acknowledges this, and outputs the
contents of the addressed byte. The master must
not acknowledge the byte output, and terminates
the transfer with a STOP condition.
Current Address Read
The device has an internal address counter which
is incremented each time a byte is read. For the
Current Address Read mode, following a START
condition, the master sends a Device Select Code
with the RW bit set to ‘1’. The memory acknowl-
edges this, and outputs the byte addressed by the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM24128-BWMW6T | 256/128 Kbit Serial IC Bus EEPROM Without Chip Enable Lines |
| MM24164WMN1T | 16 Kbit Serial I2C BUS EEPROM |
| MM24256-AWMN5T | 256 Kbit Serial I C Bus EEPROM With Two Chip Enable Lines |
| MM54HC541J | 8-Bit Non-Inverting Buffer/Driver |
| MM74C174WM | Hex D-Type Flip-Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM24128-BRDL5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| MM24128-BRDL6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| MM24128-BREA5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| MM24128-BREA6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
| MM24128-BRMN5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/128 Kbit Serial I C Bus EEPROM With Three Chip Enable Lines |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。