參數(shù)資料
型號(hào)： ML60851EGA
廠商： OKI ELECTRIC INDUSTRY CO LTD
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
封裝： 0.80 MM PITCH, PLASTIC, QFP-44
文件頁(yè)數(shù)： 9/88頁(yè)
文件大?。?/td> 1137K
代理商： ML60851EGA
Oki Semiconductor
ML60851E
15/84
End Point Packet Ready Register (PKTRDY)
This register indicates whether or not the preparations for reading out or writing in a packet data have been
completed. In addition, this register is also used for controlling the handshake packet (ACK/NAK)
Read address
C8h
Write address
48h
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
0
After a bus reset
0
Definition
0
This register in conjunction with INTENBL register is used for controlling the read/write operation of
ML60851E’s transmit and receive FIFOs. The interrupt generation and disassertion of ML60851E is closely
related to the bits in PKTRDY register and the corresponding fields in INTENBL register.
During normal operation, when ML60851E is receiving data from the host, the data packet received succussfully
without any errors will be stored in the corresponding Rx FIFO of ML60851E, at which point ML60851E will
automatically assert its Receive Packet Ready bit and generate an interrupt cause. At this time if interrupt for the
particular endpoint has been enabled in the INTENBL register, the corresponding interrupt status bit in register
INTSTAT will be asserted and an interrupt will be generated.
In a transmit operation, when ML60851E is sending data to the host, an ACK packet received from the host in
response to succussful transmission of a packet will cause ML60851E to automatically deassert (set to “0”) the
corresponding endpoint’s transmit packet ready bit and hence, generate an interrupt cause. To transmit subsequent
packets from this same end point, the local MCU sets the corresponding transmit packet ready bit after completion
of interrupt servicing (such as writing data in the corresponding transmit FIFO, etc.).
Bit D3 is fixed at “0”, and even if a “1” is written in this bit, that write operation will be invalid.
The operations of the different bits of PKTRDY are described in detail below.
Please note the R/Reset and R/Set notation used above. R/Reset means: the bit field can be read by the local
MCU/and it is Reset (to ‘0’) when a “1” is written to it. The R/Set means: the bit field can be read by the local
MCU/and it is Set (to ‘1’) when a 1 is written to it.
EP0 Receive packet ready (R/Reset)
EP1 Receive packet ready (R/Reset)
EP2 Receive packet ready (R/Reset)
EP0 Transmit packet ready (R/Set)
EP1 Transmit packet ready (R/Set)
EP2 Transmit packet ready (R/Set)
EP3 Transmit packet ready (R/Set)
相關(guān)PDF資料
PDF描述
ML60851ETB UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
ML610Q346 RISC MICROCONTROLLER, PQFP64
ML610346 RISC MICROCONTROLLER, PQFP64
ML610Q347J-NNNTB 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PQFP64
ML610347-XXXTB 8-BIT, MROM, 4.2 MHz, RISC MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML60851ETB 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller
ML60852 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller
ML60852A 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller
ML60852ATBZ010 功能描述:USB 接口集成電路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ML60852ATBZ03A 制造商:ROHM Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*