參數(shù)資料
型號(hào): ML60851EGA
廠商: OKI ELECTRIC INDUSTRY CO LTD
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
封裝: 0.80 MM PITCH, PLASTIC, QFP-44
文件頁(yè)數(shù): 13/88頁(yè)
文件大小: 1137K
代理商: ML60851EGA
Oki Semiconductor
ML60851E
18/84
EP1 Transmit Packet Ready Bit (D5)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D5 bit.
The conditions of asserting and deasserting this bit are the following. EP1 has a two-layer FIFO, and the packet
ready bits are present independently for layer A and layer B. The switching between these two layers is performed
automatically by the ML60851E. For detailed description of double layered FIFO operation, please refer to page
77 of this manual.
Bit name
Asserting condition
Action when asserted
EP1 Transmit packet ready (D5)
When the local MCU has set the bits
of both layer A and layer B.
Data transmission is possible from
EP1 when the bit for at least one of
layer A and layer B has been
asserted.
Bit name
Deasserting condition
Action when deasserted
EP1 Transmit packet ready (D5)
When an ACK is received from the
host computer for the data
transmission from either layer A or
layer B.
EP1 is locked when both layer A and
layer B have not prepared the
transmit data.
See the explanation of the operation of the two-layer FIFO given in the Section on ‘Functional Description’.
EP2 Transmit Packet Ready Bit (D6)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D6 bit.
The conditions of asserting and negating this bit are the following.
Bit name
Asserting condition
Action when asserted
EP2 Transmit packet ready (D6)
When the local MCU has set this bit.
Data transmission is possible from
EP2.
Bit name
Deasserting condition
Action when deasserted
EP2 Transmit packet ready (D6)
When an ACK is received from the
host computer in response to the
data transmission from EP2.
EP2 is locked. In other words, an
NAK is transmitted automatically
when an IN token is received from
the host.
EP3 Transmit Packet Ready Bit (D7)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D7 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
Asserting condition
Action when asserted
EP3 Transmit packet ready (D7)
When the local MCU has set this bit.
Data transmission is possible from
EP3.
Bit name
Deasserting condition
Action when deasserted
EP2 Transmit packet ready (D7)
When an ACK is received from the
host computer in response to the
data transmission from EP3.
EP3 is locked. In other words, an
NAK is transmitted automatically
when an IN token is received from
the host.
相關(guān)PDF資料
PDF描述
ML60851ETB UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
ML610Q346 RISC MICROCONTROLLER, PQFP64
ML610346 RISC MICROCONTROLLER, PQFP64
ML610Q347J-NNNTB 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PQFP64
ML610347-XXXTB 8-BIT, MROM, 4.2 MHz, RISC MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML60851ETB 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller
ML60852 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller
ML60852A 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller
ML60852ATBZ010 功能描述:USB 接口集成電路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ML60852ATBZ03A 制造商:ROHM Semiconductor 功能描述: