- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359159 > MDS213 (Zarlink Semiconductor Inc.) 12-Port 10/100Mbps + 1Gbps Ethernet Switch PDF資料下載
參數(shù)資料
| 型號： | MDS213 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| 中文描述： | 12口10/100Mbps千兆以太網(wǎng)交換機 |
| 文件頁數(shù)： | 43/120頁 |
| 文件大?。?/td> | 1678K |
| 代理商： | MDS213 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
MDS213
Data Sheet
43
Zarlink Semiconductor Inc.
10.1.1 Power On/Reset Configuration
On power-up, the following five Bootstrap bits, of Table 6, are used:
Table 6 - Bootstrapping Options
10.1.2 CPU Bus Clock Interface
The CPU Interface allows the CPU bus clock to operate at clock rates different from the system clock rate. The
CPU Bus Clock rate is always less than or equal to the System Clock rate.
10.1.3 Address And Data Buses
The CPU Interface provides separate, non-multiplexed address and data buses. The data bus is a synchronous,
32-bit bus that can receive 16 or 32-bit wide data. The Flash memory uses a 16-bit data bus. The data bus supports
32 bit wide data for managed and unmanaged modes. The address bus supports 10 [10:1] address bits for
managed and unmanaged modes. Each device occupies 2048 bytes of Input/Output space.
10.1.4 Bus Master
The nomenclatures "Master" and "Slave" refer to the device that possesses the CPU Interface, or Control Bus,
while the designations of "Primary" and "Secondary" refer to the device that possesses the Bus Arbiter. The primary
or secondary device is determined during Power On/Reset, bootstrap options, while the master or slave device
changes dynamically, and will be determined by the Arbiter.
In managed mode, the systems' external CPU is the permanent master device. All other devices (e.g. the MDS213)
are designated as slave devices only. In unmanaged mode, the arbiter (located within the primary device) selects
one of the devices as the Master.
Note:
In unmanaged mode, the primary device may be the Master or the Slave. The master device is the bus
master (controls the bus), while the other device is a slave device.
10.1.5 Input/Output Mapped Interface
The systems' external CPU accesses the switch devices' local memory using single-read/write or burst - read/write
I/O cycles. Burst I/O operations with auto address incrementing uses a 32-byte write data buffer and a 32-byte
cache read data buffer.
Name
Default
Functional Description
BS_BMOD
1
Bus Mode
Must be 0
BS_RW
1
Selects R/W Control polarity
0=R/W# 1=W/R#
BS_SWM
1
Switch Mode (only in Managed Mode)
0=Managed Mode 1=Unmanaged Mode
BS_PSD
1
Primary Device Enable (only in Unmanaged Mode)
0=Secondary Mode 1=Primary Mode
(The arbiter is activated in the chip with Primary Device.)
BS_RDYOP
1
Option of merger the P_RDY# and P_BRDY#
0=merged P_RDY# and P_BRDY# pin
1=Separated P_RDY# and P_BRDY# pins
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDS213CG | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS220 | Analog IC |
| MDS221 | Analog IC |
| MDS223 | Analog IC |
| MDS35-800 | DIODE / SCR MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MDS213CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS217 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| MDS-21E09 | 制造商:ITT Interconnect Solutions 功能描述:BACKSHELL - Bulk |
| MDS21P-6AA-000 | 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE |
| MDS21P-6BF-000 | 制造商:Amphenol Corporation 功能描述:MICRO D/36in WIRE 26AWG 7 STRD FLOT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。