- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69032 > MCM16Y1BGCFT16 (FREESCALE SEMICONDUCTOR INC) 16-BIT, MROM, MICROCONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM16Y1BGCFT16 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| 封裝： | QFP-160 |
| 文件頁(yè)數(shù)： | 10/138頁(yè) |
| 文件大?。?/td> | 784K |
| 代理商： | MCM16Y1BGCFT16 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)
MC68HC16Y1
MOTOROLA
MC68HC16Y1TS/D
107
7.2.3 SPI Operation
The SPI operates in either master or slave mode. Master mode is used when the SPI originates data
transfers. Slave mode is used when an external device initiates serial transfers to the SPI. Switching
between the modes is controlled by MSTR in SPCR. Prior to entering either mode, appropriate MCCI
and SPI registers must be properly initialized.
In master mode, transmission parameters are set by writing to SPCR, the SPI is enabled by setting
SPE, then operation is initiated by writing data to SPDR. In slave mode, operation proceeds in response
to SS signal assertion by an external bus master. Slave operation is similar to that of master mode.
Normally, the SPI bus performs synchronous bidirectional transfers. The serial clock on the SPI bus
master supplies the clock signal (SCK) to time the transfer of data. Four possible combinations of clock
phase and polarity may be specified by means of the CPHA and CPOL bits in SPCR. Data can be trans-
ferred either LSB or MSB first, depending on the value of the LSBF bit in SPCR. The number of bits
transferred per command defaults to eight, but may be set to 16 bits by setting the field in SPCR.
When the SPI finishes a transmission, it sets the SPIF flag, clears SPE and stops. If the SPIE bit in
SPCR is set, an interrupt request is generated when SPIF is set.
Although the SPI inherently supports multimaster operation, no special arbitration mechanism is provid-
ed. A mode fault flag (MODF) indicates a request for SPI master arbitration — system software must
provide arbitration.
Typically, SPI bus outputs are not open-drain unless multiple SPI masters are in the system. If needed,
the WOMP bit in SPCR can be set to provide wired-OR open-drain outputs. An external pull-up resistor
should be used on each output line. WOMP affects all SPI pins regardless of whether they are assigned
to the SPI or used as general-purpose I/O.
7.3 Serial Communication Interface
There are two identical independent SCI systems, SCIA and SCIB, in the MCCI. Each is a full-duplex
universal asynchronous receiver transmitter (UART). Each SCI system is fully compatible with the SCI
systems found on other Motorola devices, such as the M68HC11 and M68HC05 Families. The following
discussions apply to both SCIA and SCIB — differences in register addresses and pin names are noted.
7.3.1 SCI Pins
Two unidirectional transmit data pins, TXDA and TXDB, and two unidirectional receive data pins, RXDA
and RXDB, are associated with each SCI. Each pin can be used by the associated SCI or for general-
purpose I/O.
SCI pins and their functions are shown below.
7.3.2 SCI Registers
The SCI programming model includes the MCCI global and pin control registers, and eight SCI regis-
ters. Each of the two SCI units contains two SCI control registers, one status register, and one data reg-
ister.
All registers may be read or written at any time by the CPU. Rewriting the same value to any SCI register
does not disrupt operation; however, writing a different value into an SCI register when the SCI is run-
ning may disrupt operation. To change register values, the receiver and transmitter should be disabled
with the transmitter allowed to finish first. The status flags in register SCSR may be cleared at any time.
Pin Names
Mnemonics
Mode
Function
Receive Data
A and B
RXDA, RXDB
Receiver Disabled
Receiver Enabled
General-Purpose I/O
Serial Data Input to SCI
Transmit Data
A and B
TXDA, TXDB
Transmitter Disabled
Transmitter Enabled
General-Purpose I/O
Serial Data Output from SCI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68HC16Y1CFC | 16-BIT, MROM, MICROCONTROLLER, PQFP16 |
| MCV14AI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14ATI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14AI/P | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14 |
| MD8031AHB883B | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM16Z2BCFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC16B1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20B1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
| MCM16Z2BCFC25 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。