- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69032 > MCM16Y1BACFT16 (MOTOROLA INC) 16-BIT, MROM, MICROCONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM16Y1BACFT16 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| 封裝： | QFP-160 |
| 文件頁(yè)數(shù)： | 6/138頁(yè) |
| 文件大小： | 784K |
| 代理商： | MCM16Y1BACFT16 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)
MC68HC16Y1
MOTOROLA
MC68HC16Y1TS/D
103
MIVR — MCCI Interrupt Vector Register
MIVR determines which vector the CPU uses to service an MCCI interrupt after it is acknowledged. At
reset, MIVR is initialized to $0F, which corresponds to the uninitialized interrupt vector in the exception
vector table. MIVR must be programmed to one of the user-defined vectors ($40–$FF) during initializa-
tion of the MCCI in order for interrupts to be serviced.
MCCI interrupt vectors are adjacent to one another in the exception vector table. MIVR[7:2] are the
same for all three interfaces. The MCCI provides the values for MIVR[1:0] according to the source of
the interrupt (%00 for SCIA, %01 for SCIB, and %10 for the SPI). Writes to MIVR[1:0] have no meaning
or effect. Reads of MIVR[1:0] return a value of %11.
ILSPI determines the priority of interrupts requested by the SPI. The ILSPI field must contain a value
between $1 (lowest priority) and $7 (highest priority) for interrupts to be recognized. If ILSPI, ILSCIA,
and ILSCIB are the same, simultaneous interrupt requests are recognized in SPI, SCIA, SCIB priority.
7.1.2 MCCI Pin Control Registers
MCCI pin control registers determine the use of eight MCU pins. Although these pins are used by the
serial subsystems, any pin may alternately be assigned to use in a general-purpose parallel port. The
MCCI pin assignment register (PMCPAR) determines whether pins are assigned to the SPI or to the
parallel port. Clearing a bit assigns the corresponding pin to the port; setting a bit assigns the pin to the
SPI. PMCPAR does not affect operation of the SCI submodule.
The MCCI data direction register (DDRMC) determines whether pins are inputs or outputs. Clearing a
bit makes the corresponding pin an input; setting a bit makes the pin an output. DDRMC affects both
SPI function and I/O function. DDRMC determines the direction of SCI TXD pins only when an SCI
transmitter is disabled. When an SCI transmitter is enabled, the TXD pin is an output.
MCCI port data register PORTMC latches I/O data; MCCI pin state register PORTMCP allows pin state
to be read regardless of data direction configuration.
Writes to PORTMC are stored in an internal data latch. If any bit of PORTMC is configured as discrete
output, the latched value is driven onto the corresponding pin. Reads of PORTMC return the value of
the pin only if the pin is configured as a discrete input. Otherwise, the value read is the latched value.
To avoid driving undefined data, first write a byte to PORTMC, then configure DDRMC.
Reads of PORTMCP always return the state of the pins regardless of whether the pins are configured
as input or output. Writes to PORTMCP have no effect.
ILSPI — SPI Interrupt Level Register
$YFFC06
15
14
13
12
11
10
9
8
7
0
ILSPI
0
RESERVED
RESET:
0
PORTMC — MCCI Port Data Register
$YFFC0C
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESERVED
PMC7
PMC6
PMC5
PMC4
PMC3
PMC2
PMC1
PMC0
PORTMCP — MCCI Port Pin State Register
$YFFC0E
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESERVED
PMC7
PMC6
PMC5
PMC4
PMC3
PMC2
PMC1
PMC0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM16Y1BGCFT16 | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| M68HC16Y1CFC | 16-BIT, MROM, MICROCONTROLLER, PQFP16 |
| MCV14AI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14ATI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14AI/P | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM16Z2BCFC16 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC16B1 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20B1 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
| MCM16Z2BCFC25 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。