- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359154 > MCIMX31 (飛思卡爾半導體(中國)有限公司) Multimedia Applications Processors PDF資料下載
參數(shù)資料
| 型號： | MCIMX31 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Multimedia Applications Processors |
| 中文描述： | 多媒體應(yīng)用處理器 |
| 文件頁數(shù)： | 18/170頁 |
| 文件大?。?/td> | 1562K |
| 代理商： | MCIMX31 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁
i.MX31/i.MX31L Advance Information, Rev. 1.4
18
Freescale Semiconductor
Preliminary
Functional Description and Application Information
(specifically platform test access signals). It also serves as a device unique data protection/encryption
resource to enable off chip storage of security sensitive data and an internal storage resource which
automatically and irrevocably destroys plain text security sensitive data upon threat detection.
2.3.25
Secure Digital Host Controller (SDHC)
The MultiMediaCard (MMC), is a universal low cost data storage and communication media that is
designed to cover a wide area of applications as electronic toys, organizers, PDAs and smart phones etc.
The MMC communication is based on an advanced 7 pin serial bus designed to operate in a low voltage
range. The Secure Digital Card (SD), is an evolution of MMC technology, with two additional pins in the
form factor. It is specifically designed to meet the security, capacity, performance, and environment
requirement inherent in newly emerging audio and video consumer electronic devices. The physical form
factor, pin assignment and data transfer protocol are forward compatible with the MultiMediaCard with
some additions. Under SD, it can be categorized into Memory and I/O. The memory card invokes a
copyright protection mechanism that complies with the security of the SDMI standard. It will be faster and
provide the capability for a higher memory capacity. The I/O card provides high-speed data I/O with low
power consumption for mobile electronic devices.
The SDHC controls the MMC, SD memory, and I/O cards by sending commands to cards and performing
data accesses to/from the cards.The Multimedia Card/Secure Digital Host module (MMC/SD) integrates
both MMC support along with SD memory and I/O functions. The SDHC is fully compatible with the
MMC System Specification Version 3.0 as well as compatible with the SD Memory Card Specification
1.0, and SD I/O Specification 1.0 with 1/4 channel(s). The maximum data rate in 4-bit mode is 100 Mbps.
The SDHC uses a built-in programmable frequency counter for SDHC bus and provides a maskable
hardware interrupt for SDIO Interrupt, Internal status & FIFO status and it has a 32x16-bit data FIFO
buffer built-in.
2.3.26
SDMA
The SDMA architecture offers highly-competitive DMA Controller features combined with
software-based virtual-DMA flexibility. Furthermore, it enables data transfers between peripheral I/O
devices and internal/external memories.
The Smart Direct Memory Access (SDMA) controller is a critical piece of hardware in a highly integrated
IC like a 3G Baseband chip or a Multimedia SoC. It helps maximizing system performance by off-loading
the CPU in dynamic data routing. It contains a custom RISC core along with its RAM, ROM, the three
DMA units, the CRC unit, and the scheduler.
The SDMA is used to execute short routines that perform DMA transfers; these routines or programs are
called scripts hereafter. The Instruction-Set is composed of single cycle instructions with the exception of
Load/Store instructions to the internal memory (RAM, ROM and memory mapped registers), to the
registers of the DMA and CRC units, and Branch instructions that may require several cycles to execute.
The SDMA core is interfaced to its own memory via the SDMA System Bus. The SDMA System Bus
supports a 32-bit data path and a 16-bit address bus. DMA units are interfaced to the CORE via the
Functional Unit Bus and use dedicated registers to perform DMA transfers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCL245 | SILICON EPITAXIAL PLANAR DIODE |
| MCL908QT1 | M68HC08 Microcontrollers |
| MCM63R836 | MCM63R836 |
| MCN51-30S3-PFA | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| MCN51-30S3-DS | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX31_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31_09 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31ADSE | 功能描述:KIT DEV ADS I.MX31 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| MCIMX31ADSE/C | 功能描述:開發(fā)板和工具包 - ARM I.MX31 APP DEV SYS RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。