- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359154 > MCIMX31_07 (飛思卡爾半導(dǎo)體(中國)有限公司) Multimedia Applications Processors PDF資料下載
參數(shù)資料
| 型號： | MCIMX31_07 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | Multimedia Applications Processors |
| 中文描述： | 多媒體應(yīng)用處理器 |
| 文件頁數(shù)： | 15/108頁 |
| 文件大?。?/td> | 1235K |
| 代理商： | MCIMX31_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Electrical Characteristics
i.MX31/i.MX31L Advance Information, Rev. 2.3
Freescale Semiconductor
15
4.2.1
Powering Up
The Power On Reset (POR) pin must be kept asserted (low) throughout the power up sequence. Power up
logic must guarantee that all power sources reach their target values prior to the release (de-assertion) of
POR.
Figure 2
shows the power-up sequence.
NOTE
Stages need to be performed in the order shown; however,
within
each stage,
supplies can be powered up in any order. For example, supplies IOQVDD, NVCC1,
and NVCC3 through NVCC10 do not need to be powered up in the order shown.
CAUTION
NVCC6 and NVCC9 must be at the same voltage potential. These supplies
are connected together on-chip to optimize ESD damage immunity.
Figure 2. Power-Up Sequence
4.2.2
Powering Down
The power-down sequence should be completed as follows:
1. Lower the FUSE_VDD supply.
2. Lower the remaining supplies.
Release
POR
QVCC, QVCC1, QVCC4
IOQVDD, NVCC1, NVCC3–10
FVCC, MVCC,
SVCC, UVCC
NVCC2, NVCC21, NVCC22
FUSE_VDD
Hold POR Asserted
1
1
1, 2
1
1
1, 3
Notes:
1
The board design must guarantee that supplies reach 90% level before transition
to the next state, using Power Management IC or other means.
2
The NVCC1 supply must not precede IOQVDD by more than 0.2 V until IOQVDD
has reached 1.5 V. If IOQVDD is powered up first, there are no restrictions.
3
It is allowable for FVCC, MVCC, SVCC, and UVCC to be up after FUSE_VDD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCIMX31 | Multimedia Applications Processors |
| MCL245 | SILICON EPITAXIAL PLANAR DIODE |
| MCL908QT1 | M68HC08 Microcontrollers |
| MCM63R836 | MCM63R836 |
| MCN51-30S3-PFA | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX31ADSE | 功能描述:KIT DEV ADS I.MX31 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時(shí)/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| MCIMX31ADSE/C | 功能描述:開發(fā)板和工具包 - ARM I.MX31 APP DEV SYS RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
| MCIMX31ADSE/C | 制造商:Freescale Semiconductor 功能描述:Development Kit |
| MCIMX31C | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors |
| MCIMX31C_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processors for Industrial and Automotive Products |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。