參數(shù)資料
型號: MC94MX21DVKN3R2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 350 MHz, MICROPROCESSOR, PBGA289
封裝: 14 X 14 MM, 1.41 MM HEIGHT, 0.65 MM PITCH, LEAD FREE, PLASTIC, BGA-289
文件頁數(shù): 53/98頁
文件大小: 1326K
代理商: MC94MX21DVKN3R2
Specifications
MC94MX21 Technical Data, Rev. 1.
Freescale Semiconductor
57
3.17
1-Wire Interface Timing
3.17.1
Reset Sequence with Reset Pulse Presence Pulse
To begin any communications with the DS2502, it is required that an initialization procedure be issued. A
reset pulse must be generated and then a presence pulse must be detected. The minimum reset pulse length
is 480 us. The bus master (one-wire) will generate this pulse, then after the DS2502 detects a rising edge
on the one-wire bus, it will wait 15-60 us before it will transmit back a presence pulse. The presence pulse
will exist for 60-240 us.
The timing diagram for this sequence is shown in Figure 46.
Figure 46. 1-Wire Initialization
The reset pulse begins the initialization sequence and it is initiated when the RPP control register bit is set.
When the presence pulse is detected, this bit will be cleared. The presence pulse is used by the bus master
to determine if at least one DS2502 is connected. Software will determine if more than one DS2502 exists.
The one-wire will sample for the DS2502 presence pulse. The presence pulse is latched in the one-wire
28
(Tx) CK high to STXD high impedance
9.02
16.46
7.29
14.97
ns
29
SRXD setup time before (Rx) CK low
1.49
1.49
ns
30
SRXD hole time after (Rx) CK low
0
0
ns
Synchronous Internal Clock Operation (SSI3 Ports)
31
SRXD setup before (Tx) CK falling
21.99
21.99
ns
32
SRXD hold after (Tx) CK falling
0
0
ns
Synchronous External Clock Operation (SSI3 Ports)
33
SRXD setup before (Tx) CK falling
3.80
3.80
ns
34
SRXD hold after (Tx) CK falling
0
0
ns
1. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
Table 36. SSI to SSI3 Ports Timing Parameters (Continued)
Ref
No.
Parameter
1.8 V
± 0.1 V
3.0 V
± 0.3 V
Unit
Minimum
Maximum
Minimum
Maximum
one-wire
DS2502
waits
15-60us
DS2502 Tx
“presence pulse”
60-240us
68us
BUS
Reset and Presence Pulses
One-Wire samples (set PST)
512us
AutoClear RPP
Control Bit
Set RPP
511 us
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC94MX21DVKN3
相關PDF資料
PDF描述
MC9S08FL8CLC 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, QFP32
MC9S08FL8CBM 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32
MC9S08FL16CBM 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32
MC9S08GW64CLH MICROCONTROLLER, PQFP64
MC9S08GW64CLK MICROCONTROLLER, PQFP80
相關代理商/技術參數(shù)
參數(shù)描述
MC94MX21DVKN3R2 制造商:Freescale Semiconductor 功能描述:32-bit Embedded Microprocessors
MC950 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC951 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC952 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC953 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTEGRATED CIRCUITS