- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69030 > MC68VZ328VF33VR2 (MOTOROLA INC) MICROCONTROLLER, PBGA144 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68VZ328VF33VR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, PBGA144 |
| 封裝： | 13 X 13 MM, 1 MM PITCH, MOLD ARRAY PROCESS, PLASTIC, BGA-144 |
| 文件頁(yè)數(shù)： | 37/284頁(yè) |
| 文件大小： | 5173K |
| 代理商： | MC68VZ328VF33VR2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)
LCD Controller Operation
LCD Controller
8-3
The LCD interface logic is used to pack the display data into the correct size and output it to the LCD
panel’s data bus. The polarity of the LFLM, LP, and LCLK signals and pixel data can all be programmed
to suit different LCD panel requirements.
8.2.1 Connecting the LCD Controller to an LCD Panel
The following signals are used to connect the LCD controller to an LCD panel:
LD[7:0]—The LCD Data bus lines transfer pixel data to the LCD panel so that it can be displayed.
Data is arranged differently on the bus, depending on which LCD panel mode is selected. The
output pixel data can be negated through programming. See Section 8.3.10, “LCD Polarity
Configuration Register,” for more information. The LCD controller is initially configured to drive
single-screen monochrome LCD panels. The data bus size for an LCD panel can be configured to
1, 2, 4, or 8 bits by programming the LPICF register.
LFLM—The LCD Frame Marker signal indicates the start of a new display frame. LFLM becomes
active after the last line pulse of the frame and remains active until the next line pulse, at which point
it deasserts and remains inactive until the next frame. The LFLM can be programmed to be an active
high or active low signal in software. See Section 8.3.10, “LCD Polarity Configuration Register,”
for more information.
LLP—The LCD Line Pulse signal is used to latch a line of shifted data onto an LCD panel. The LLP
can be programmed to be an active high or active low signal in software. See Section 8.3.10, “LCD
Polarity Configuration Register,” for more information.
LCLK—The LCD Shift Clock signal is the clock output to which the output data to the LCD panel
is synchronized. The LCLK can be programmed to be an active high or active low signal in
software. See Section 8.3.10, “LCD Polarity Configuration Register,” for more information.
LACD—The LCD Alternate Crystal Direction output signal is toggled to alternate the crystal
polarization on the panel. This signal can be programmed to toggle for a period of 1 to 16 frames.
The LACD signal will toggle after a preprogrammed number of FLM or LP pulses. It can be
programmed so that the LACD will toggle once every 1 to N frames or LLP pulse. The targeted
number N is equal to the alternation code’s 7-bit value plus one. The default value for LACDRC is
0, which enables the LACD signal to toggle on every frame. See Section 8.3.11, “LACD Rate
Control Register,” for more information.
8.2.1.1 Panel Interface Timing
The LCD controller continuously passes the pixel data into the LCD panel via the LCD data bus. The bus
is timed by the LCLK, LLP, and LFLM signals. The LCLK signal clocks the pixel data into the display
drivers’ internal shift register. The LLP signal latches the shifted pixel data into a wide latch at the end of a
line, while the LFLM signal marks the first line of the displayed page.
The LCD controller is designed to support most monochrome LCD panels. Figure 8-2 on page 8-4
illustrates the LCD interface timing for 1-, 2-, and 4-bit LCD data bus operation. The LLP signal signifies
the end of the current line of serial data. The LLP signal enclosed by the LFLM signal marks the end of the
first line of the current frame.
Some LCD panels can use an active low LFLM, LLP, or LCLK signal and reversed pixel data. To change
the polarity of these signals, set the FLMPOL, LPPOL, LCKPOL, and PIXPOL bits in the LCD polarity
configuration (LPOLCF) register to 1. In addition to the interface timing pins, the LACD pin will toggle
after a preprogrammed number of LFLM pulses. The purpose of this pin is to prevent the crystal in the
LCD panel from degrading.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68VZ328VF33V | MICROCONTROLLER, PBGA144 |
| MC68VZ328CPV33V | MICROCONTROLLER, PQFP144 |
| MC88200RC25 | 32-BIT, MEMORY MANAGEMENT UNIT, CPGA180 |
| MC8DE16G5APP-0XA | FLASH MEMORY DRIVE CONTROLLER, PQFP |
| MCAQE32G8APP-0XA | FLASH MEMORY DRIVE CONTROLLER, PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68VZ328VP | 功能描述:IC MPU 32BIT 144-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤(pán) |
| MC68VZ328VPR2 | 功能描述:IC MPU 32BIT 144-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤(pán) |
| MC690 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS |
| MC691 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS |
| MC693 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。