L
G
R
List of Figures
General Release Specification
MC68HC05C9A
—
Rev. 4.0
12
List of Figures
MOTOROLA
Figure
Title
Page
8-1
8-2
8-3
8-4
8-5
8-6
8-7
Capture/Compare Timer Block Diagram . . . . . . . . . . . . . . .58
Timer Control Register (TCR) . . . . . . . . . . . . . . . . . . . . . . .60
Timer Status Register (TSR) . . . . . . . . . . . . . . . . . . . . . . . .62
Timer Registers (TRH and TRL) . . . . . . . . . . . . . . . . . . . . .63
Alternate Timer Registers (ATRH and ATRL) . . . . . . . . . . .64
Input Capture Registers (ICRH and ICRL). . . . . . . . . . . . . .65
Output Compare Registers (OCRH and OCRL). . . . . . . . . .66
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
9-12
Serial Communications Interface Block Diagram. . . . . . . . .71
Rate Generator Division. . . . . . . . . . . . . . . . . . . . . . . . . . . .73
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .74
SCI Examples of Start Bit Sampling Techniques . . . . . . . . .77
SCI Sampling Technique Used on All Bits . . . . . . . . . . . . . .77
SCI Artificial Start Following a Frame Error . . . . . . . . . . . . .79
SCI Start Bit Following a Break . . . . . . . . . . . . . . . . . . . . . .79
SCI Data Register (SCDR). . . . . . . . . . . . . . . . . . . . . . . . . .80
SCI Control Register 1 (SCCR1) . . . . . . . . . . . . . . . . . . . . .81
SCI Control Register 2 (SCCR2) . . . . . . . . . . . . . . . . . . . . .82
SCI Status Register (SCSR) . . . . . . . . . . . . . . . . . . . . . . . .84
Baud Rate Register (BAUD). . . . . . . . . . . . . . . . . . . . . . . . .86
10-1
10-2
10-3
10-4
10-5
10-6
Data Clock Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . .91
Serial Peripheral Interface Block Diagram . . . . . . . . . . . . . .93
Serial Peripheral Interface Master-Slave Interconnection . .94
SPI Control Register (SPCR) . . . . . . . . . . . . . . . . . . . . . . . .95
SPI Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
PI Data Register (SPDR) . . . . . . . . . . . . . . . . . . . . . . . . . . .99
12-1
12-2
Test Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .123
Maximum Supply Current vs Internal
Clock Frequency, V
DD
= 5.5 V . . . . . . . . . . . . . . . . . . . .126
Maximum Supply Current vs Internal
Clock Frequency, V
DD
= 3.6 V . . . . . . . . . . . . . . . . . . . .126
TCAP Timing Relationships . . . . . . . . . . . . . . . . . . . . . . . .128
External Interrupt Timing . . . . . . . . . . . . . . . . . . . . . . . . . .129
STOP Recovery Timing Diagram. . . . . . . . . . . . . . . . . . . .129
12-3
12-4
12-5
12-6