
MC68HC16R1/916R1
USER’S MANUAL
MOTOROLA
iii
Paragraph
Title
Page
SECTION 1
INTRODUCTION
SECTION 2
NOMENCLATURE
2.1
2.2
2.3
2.4
2.5
Symbols and Operators .............................................................................2-1
CPU16 Register Mnemonics .....................................................................2-2
Pin and Signal Mnemonics ........................................................................2-3
Register Mnemonics ..................................................................................2-5
Conventions ..............................................................................................2-8
SECTION 3
OVERVIEW
3.1
3.1.1
3.1.2
3.1.3
3.1.4
3.1.5
3.1.6
3.1.7
3.1.8
3.1.9
3.2
3.3
3.4
3.5
3.6
3.7
MC68HC16R1/916R1 MCU Features .......................................................3-1
Central Processor Unit (CPU16) .......................................................3-1
Single-Chip Integration Module 2 (SCIM2) ........................................3-1
Standby RAM (SRAM) ......................................................................3-1
Masked ROM Module (MRM) — MC68HC16R1 Only ......................3-2
Flash EEPROM Modules (FLASH) — MC68HC916R1 Only ............3-2
Block Erasable Flash EEPROM (BEFLASH) — MC68HC916R1 Only 3-2
Analog-to-Digital Converter (ADC) ....................................................3-2
Multichannel Communication Interface (MCCI) .................................3-2
Configurable Timer Module 7 (CTM7) ...............................................3-2
Intermodule Bus ........................................................................................3-2
System Block Diagram and Pin Assignment Diagrams .............................3-3
Pin Descriptions ........................................................................................3-8
CPU16 Memory Mapping ........................................................................3-16
Internal Register Maps ............................................................................3-17
Address Space Maps ..............................................................................3-20
SECTION 4
CENTRAL PROCESSOR UNIT
4.1
4.2
4.2.1
4.2.2
4.2.3
4.2.4
4.2.5
General ......................................................................................................4-1
Register Model ..........................................................................................4-1
Accumulators .....................................................................................4-3
Index Registers .................................................................................4-3
Stack Pointer .....................................................................................4-3
Program Counter ...............................................................................4-3
Condition Code Register ...................................................................4-4
TABLE OF CONTENTS