
MC68HC11P2
MOTOROLA
vii
INDEX
SCSR2 — SCI status reg. 2 5-11
security 3-27
NOSEC bit 3-27
sensitivity, of interrupts 2-10
, 3-16
serial communications interface - see SCI
serial peripheral interface - see SPI
slave select (SS) 7-4
slow memory 3-17
SMOD - bit in HPRIO 3-11
software interrupt (SWI) 10-14
SPCR — Serial peripheral control reg. 7-6
SPDR — SPI data reg. 7-8
SPE - bit in SPCR 7-6
SPI 7-1
block diagram
7-2
buffering 7-1
, 7-8
clock phase 7-3
clock polarity 7-6
clock rate 7-4
, 7-7
errors 7-5
master mode 7-6
MISO 7-4
MOSI 7-4
OPT2 — System configuration options reg. 2 7-9
pins 7-1
polarity 7-3
reset 10-8
SCK 7-4
signals 7-3
SPCR — Serial peripheral control reg. 7-6
SPDR — SPI data reg. 7-8
SPSR — Serial peripheral status reg. 7-7
SS 7-4
transfer formats 7-2
, 7-3
SPIE - bit in SPCR 7-5
, 7-6
SPIF - bit in SPSR 7-7
SPR1 and SPR0 - bits in SPCR 7-7
SPR2 - bit in OPT2 7-9
SPSR — Serial peripheral status reg. 7-7
ST4XCK clock 6-7
stack pointer (SP) 11-2
stacking operations
11-3
stand-by voltage 2-11
status flags, SCI 5-12
STOP mode 3-4
, 10-16
disabling 11-6
STRCH - bit in OPT2 3-17
stretch, external access 3-17
SWI 10-14
synchronisation, A/D 9-4
SYNR — Synthesizer program reg. 2-9
SYNX[1:0] - bits in SYNR 2-9
SYNY[5:0] - bits in SYNR 2-9
system reset 10-8
T
T8 - bit in SCDRH 5-11
TC - bit in SCSR1 5-9
TCIE - bit in SCCR2 5-8
TCNT — Timer counter reg. 8-10
TCTL1 — Timer control reg. 1 8-10
TCTL2 — Timer control reg. 2 8-5
TDRE - bit in SCSR1 5-9
TE - bit in SCCR2 5-9
TE2 - bit in S2CR2 6-10
test methods
12-3
TFLG1 — Timer interrupt flag reg. 1 8-11
TFLG2 — Timer interrupt flag reg. 2 8-13
TI4/O5 — Timer input capture 4/output compare 5 reg. 8-7
TIC1–TIC3 — Timer input capture reg. 8-6
TIE - bit in SCCR2 5-8
time accumulation - see pulse accumulator
timer 8-1
block diagram
8-4
CFORC — Timer compare force reg. 8-8
clock divider
8-3
coherency 8-8
COP 8-16
free-running counter 8-1
input capture 8-5
OC1, special features 8-2
, 8-8
OC1D — Output compare 1 data reg. 8-9
OC1M — Output compare 1 mask reg. 8-9
output compare 8-7
pins 8-2
prescaler 8-1
reset 10-7
TCNT — Timer counter reg. 8-10
TCTL1 — Timer control reg. 1 8-10
TCTL2 — Timer control reg. 2 8-5
TFLG1 — Timer interrupt flag reg. 1 8-11
TFLG2 — Timer interrupt flag reg. 2 8-13
TI4/O5 — Timer input capture 4/output compare 5 reg.
8-7
TIC1–TIC3 — Timer input capture reg. 8-6
TMSK1 — Timer interrupt mask reg. 1 8-11
TMSK2 — Timer interrupt mask reg. 2 3-20
, 8-12
TOC1–TOC4 — Timer output compare reg. 8-8
TMSK1 — Timer interrupt mask reg. 1 8-11
TMSK2 — Timer interrupt mask reg. 2 3-20
, 8-12
TOC1–TOC4 — Timer output compare reg. 8-8
TOF - bit in TFLG2 8-13
, 8-15
TOI - bit in TMSK2 3-20
, 8-12
TPWSL - bit in PWEN 8-26
U
UART 5-1