- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67966 > MC68HC11G5CFN (ABILIS SYSTEMS) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11G5CFN |
| 廠商： | ABILIS SYSTEMS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁(yè)數(shù)： | 61/195頁(yè) |
| 文件大小： | 3620K |
| 代理商： | MC68HC11G5CFN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)
CPU, ADDRESSING MODES AND INSTRUCTION SET
12-3
Negative (N) — The negative bit is set if the result of the last arithmetic, logic or data manipulation
operation was negative; otherwise, the N bit is cleared. A result is said to be negative if its most
significant bit is set to one.
I Interrupt Mask (I) — The I interrupt mask bit is set, either by hardware or software, to disable (mask)
all maskable interrupt sources (both external and internal).
Half Carry (H) — The half carry bit is set when a carry occurs between bits 3 and 4 of the ALU during
an ADD, ABA or ADC instruction; otherwise, the H bit is cleared.
X Interrupt Mask (X) — The X interrupt mask bit is set only by hardware (RESET or XIRQ
acknowledge) and is cleared only by a software instruction (TAP or RTI).
Stop Disable (S) — The stop disable bit is set to disable the STOP instruction, and cleared to enable
the STOP instruction. The S bit is program controlled. The STOP instruction is treated as no
operation (NOP) if the S bit is set.
12.2
ADDRESSING MODES
In the M68HC11 CPU, six addressing modes can be used to reference memory; immediate, direct,
extended, indexed (with either of two 16-bit index registers and an 8-bit offset), inherent, and
relative. Some instructions require an additional byte before the opcode to accommodate a multi-
page opcode map; this byte is called a pre-byte.
The following paragraphs provide a description of each addressing mode. In these descriptions the
term “effective address” is used to indicate the memory address from which the argument is fetched
or stored, or from which execution is to proceed.
12.2.1
Immediate Addressing (IMM)
In the immediate addressing mode, the actual argument is contained in the byte(s) immediately
following the instruction, where the number of bytes matches the size of the register. These are two,
three, or four (if pre-byte is required) byte instructions.
12.2.2
Direct Addressing (DIR)
In the direct addressing mode (sometimes called page zero addressing), the least significant byte
of the operand address is contained in a single byte following the opcode. The high order byte of
the effective address is assumed to be $00 and is not included as an instruction byte. Direct
addressing allows the user to access $0000 through $00FF using 2-byte instructions and execution
time is reduced by eliminating the additional memory access. In most applications, this 256-byte
area is reserved for frequently referenced data. In the MC68HC11G5, software can configure
the memory map so that internal RAM, and/or internal registers or external memory can occupy
these addresses.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11L6VFU23 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC11L6CFU22 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC11L6VFU22 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC11L6MFU22 | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC11L6MFU23 | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11G7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Unit |
| MC68HC11G7CFN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| MC68HC11K0 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC11K0CFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11K0CFN3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。