- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄181332 > MC68HC05SR3 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05SR3 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units |
| 中文描述： | 高密度互補(bǔ)金屬氧化物半導(dǎo)體（HCMOS）微控制器單元 |
| 文件頁(yè)數(shù)： | 87/96頁(yè) |
| 文件大?。?/td> | 3045K |
| 代理商： | MC68HC05SR3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)
Freescale
A-2
MC68HC05SR3
MC68HC705SR3
A
A.2
Modes of Operation
The MC68HC705SR3 has two modes of operation – user mode and EPROM bootstrap mode.
Table A-1 shows the conditions required to enter each mode on the rising edge of RESET.
A.3
User Mode
The normal operating mode of the MC68HC705SR3 is the user mode. User mode will be entered
on the rising edge of RESET when the VPP and PB1 pins are between VSS and VDD.
Warning: In the MC68HC705SR3, all vectors are fetched from EPROM in user mode; therefore,
the EPROM must be programmed (via the bootstrap mode) before the device is
powered up in user mode.
A.4
Bootstrap Mode
The bootstrap mode is provided as a mean of self-programming MC68HC705SR3 EPROM with
minimal circuitry, and can only run in the crystal oscillator mode. Bootstrap mode will be entered
on the rising edge of RESET when the VPP pin is at VTST (2×VDD) and PB1 pin is at VDD. Once
in the bootstrap mode, PB1 can then be used for other purposes. After entering the bootstrap
mode, CPU branches to the bootstrap program and carries out the EPROM programming routine.
The user EPROM consists of 3840 bytes, from location $1000 to $1EFF.
This program handles copying of user code from an external EPROM into the on-chip EPROM.
The bootstrap function does not have to be done from an external EPROM, but it may be done
from a host.
The user code must be a one-to-one correspondence with the internal EPROM addresses.
Table A-1 MC68HC705SR3 Operating Mode Entry Conditions
RESET
VPP
PB1
MODE
VSS to VDD
USER
VTST
VDD
BOOTSTRAP
VTST=2×VDD
5V
TPG
86
05SR3.Book Page 2 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC08MR4VFI | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC08TV24CFB | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP52 |
| MC68HC705RC17DW | 8-BIT, OTPROM, 2.097 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705RC17P | 8-BIT, OTPROM, 2.097 MHz, MICROCONTROLLER, PDIP28 |
| MC74AC112DR2 | AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05SU3A | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core |
| MC68HC05T16 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05V12 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。