- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄181332 > MC68HC05SR3 (飛思卡爾半導(dǎo)體(中國)有限公司) High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05SR3 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units |
| 中文描述： | 高密度互補(bǔ)金屬氧化物半導(dǎo)體（HCMOS）微控制器單元 |
| 文件頁數(shù)： | 38/96頁 |
| 文件大?。?/td> | 3045K |
| 代理商： | MC68HC05SR3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MC68HC05SR3
Freescale
5-7
RESETS AND INTERRUPTS
5
5.2.2.2
External Interrupt 2 (IRQ2)
The port pin PD6 is configured as IRQ2 by setting the IRQ2E bit in the MCR. The external interrupt
IRQ2 behaves similar to IRQ except it is edge-triggered only.
IRQ2E — IRQ2 Enable
1 (set)
–
External interrupt IRQ2 is enabled.
0 (clear) –
External interrupt IRQ2 is disabled.
IRQ2F — IRQ2 Flag clear
This is a write-only bit and always read as “0”.
1 (set)
–
Writing a “1” clears the IRQ2 interrupt latch.
0 (clear) –
Writing a “0” has no effect.
When a negative-edge is sensed on IRQ2 pin, an external interrupt occurs. The actual processor
interrupt is generated only if the I-bit in the CCR is also cleared. When the interrupt is recognized,
the current state of the processor is pushed onto the stack and the I-bit in the CCR is set. This
masks further interrupts until the present one is serviced. The latch for IRQ2 is cleared by reset
or by writing a “1” to the IRQ2F bit in the MCR in the interrupt service routine. The interrupt service
routine address is specified by the contents in $1FF8-$1FF9.
5.2.2.3
Timer Interrupt
The timer interrupt is generated by the 8-bit timer when a timer overflow has occurred. The
interrupt enable and flag for the timer interrupt are located in the Timer Control Register.
TIM — Timer Interrupt Mask
1 (set)
–
Timer interrupt is disabled.
0 (clear) –
Timer interrupt is enabled.
Address bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Miscellaneous Control Register
$0C
KBIE
KBIC
INTO
INTE LVRE
SM
IRQ2F IRQ2E 0001 0000
Address bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Timer Control Register (TCR)
$09
TIF
TIM
TCEX TINE PREP
PR2
PR1
PR0
0100 -100
TPG
41
05SR3.Book Page 7 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC08MR4VFI | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC08TV24CFB | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP52 |
| MC68HC705RC17DW | 8-BIT, OTPROM, 2.097 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705RC17P | 8-BIT, OTPROM, 2.097 MHz, MICROCONTROLLER, PDIP28 |
| MC74AC112DR2 | AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05SU3A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core |
| MC68HC05T16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05V12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。