- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67966 > MC68HC05F8B (MOTOROLA INC) 8-BIT, MROM, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05F8B |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, MICROCONTROLLER, PDIP56 |
| 封裝： | SDIP-56 |
| 文件頁(yè)數(shù)： | 93/126頁(yè) |
| 文件大?。?/td> | 736K |
| 代理商： | MC68HC05F8B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)當(dāng)前第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
MC68HC05F8
MOTOROLA
7-5
SERIAL PERIPHERAL INTERFACE
7
status register bit (SPIF) is set to a logic one. It does not inhibit the setting of a status bit. The
SPIE bit is cleared by reset.
SPE - Serial Peripheral Enable
When set, this bit enables the Serial I/O Port and initializes the Port D DDR such that PD5 (SDO)
is output, PD6 (SDI) is input and PD7 (SCK) is input (Slave Mode only). The Port D DDR can be
subsequently altered as the application requires and the Port D data register (except for PD5) can
be manipulated as usual, however these actions could affect the transmitted or received data.
When SPE is cleared, Port D reverts to standard parallel I/O without
affecting the Port D data
register or DDR. SPE can be read or written any time, but clearing SPE while a transmission is in
progress will abort the transmission, reset the bit count and return Port D to its normal I/O function.
Reset clears this bit.
MSTR - Master Bit
When set, this bit congures the SPI for Master Mode. This means that the transmission is initiated
by a write to the data register and the SCK pin becomes an output providing a synchronous data
clock at a xed rate of E clock divided by 4. While the device is in Master Mode, the SDO and SDI
pins do not change function. These pins behave exactly as they would in Slave Mode. Reset clears
this bit and congures the SPI for Slave operation. MSTR may be set at any time regardless of the
state of SPE. Clearing MSTR will abort any transmission in progress.
7.4.2
SPI Status Register (SPSR)
SPIF - Serial Peripheral Interface Flag
The serial peripheral data transfer ag bit noties the user that a data transfer between the device
and an external device has been completed. With the completion of the data transfer, SPIF is set,
and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF
is being set, a copy of the received data byte in the shift register is moved to a buffer. When the
data register is read, it is the buffer that is read.
The transfer of data is initiated by the master device writing its serial peripheral data register.
Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral
status register while SPIF is set and followed by a write to or a read of the serial peripheral data
register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the
serial peripheral status register is read. This occurs in the master device. In the slave device, SPIF
can be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is
cleared by reset.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$11
SPIF
DCOL
00-- ----
TPG
67
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705F8FU | 8-BIT, OTPROM, 1.8 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05L16CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC705L16CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05L16FU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05P18AP | 8-BIT, MROM, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
