- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67966 > MC68HC05F8B (MOTOROLA INC) 8-BIT, MROM, MICROCONTROLLER, PDIP56 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05F8B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, MICROCONTROLLER, PDIP56 |
| 封裝： | SDIP-56 |
| 文件頁數(shù)： | 69/126頁 |
| 文件大小： | 736K |
| 代理商： | MC68HC05F8B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
MC68HC05F8
MOTOROLA
5-11
INTERRUPTS
5
5.8
Manchester Coder (MANCD) Interrupt
A Manchester Coder interrupt occurs when one of the interrupt ags in the MANCD Status register
(location $2C) is set, provided the interrupt mask bit in the Condition Code register is cleared and
the enable bit in the MANCD Control register ($2B) is enabled. When the interrupt is recognized,
the current state of the CPU is pushed onto the stack and the interrupt mask bit in the condition
code register is set. This masks any further interrupt until the present one is serviced. The MANCD
interrupt causes the program counter to vector to memory location $FFF2 and $FFF3 which
contains the starting address of the interrupt’s service routine.
Software in the MANCD interrupt service routine must determine the priority and the cause of the
MANCD interrupt by examining the interrupt ags located in the MANCD Status register.
There are four interrupt ags associated with MANCD interrupts:
NCM - Encoder Data Register Empty Flag
1 (set)
–
Encoder Data register is empty.
0 (clear) –
Encoder Data register is not empty.
This bit is cleared by accessing the MANCD Status register (with NCM set), followed by writing to
the Encoder Data register.
NCC - Encoding Completion Flag
1 (set)
–
Encoder is disabled (NCE=0) or, NCE=1 and transmission of the
data in the shift register is completed.
0 (clear) –
Transmission of data in process.
This bit is cleared by writing to the Encoder Data register when NCE bit is set.
DCF - Decoder Data Register Full Flag
1 (set)
–
One byte of data received with end pattern veried.
0 (clear) –
Decoder Data register not full.
This bit is cleared when the MANCD Status register is accessed (with DCF set) followed by a read
of the Decoder Data register, or by clearing the DCE bit.
OVF - Overrun Flag
1 (set)
–
An overrun has occurred.
0 (clear) –
An overrun has not occurred.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$2C
NCM
NCC
DCF
OVF
-
1100 ----
TPG
45
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705F8FU | 8-BIT, OTPROM, 1.8 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05L16CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC705L16CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05L16FU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05P18AP | 8-BIT, MROM, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。