- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄95919 > MC12430FA (FREESCALE SEMICONDUCTOR INC) 800 MHz, OTHER CLOCK GENERATOR, PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC12430FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 800 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封裝： | LQFP-32 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 165K |
| 代理商： | MC12430FA |
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
361
Freescale Semiconductor, Inc.
TECHNICAL DATA
Order number: MC12430
Rev 6, 08/2004
High Frequency Clock Synthesizer
The MC12430 is a general purpose synthesized clock source. Its internal
VCO will operate over a range of frequencies from 400 to 800 MHz. The
differential PECL output can be configured to be the VCO frequency divided by
1, 2, 4 or 8. With the output configured to divide the VCO frequency by 2, and
with a 16.000 MHz external quartz crystal used to provide the reference
frequency, the output frequency can be specified in 1 MHz steps. The PLL loop
filter is fully integrated so that no external components are required. The
synthesizer output frequency is configured using a parallel or serial interface.
Features
50 to 800 MHz Differential PECL Outputs
±25 ps Peak-to-Peak Output Jitter
Fully Integrated Phase-Locked Loop
Minimal Frequency Over-Shoot
Synthesized Architecture
Serial 3-Wire Interface
Parallel Interface for Power-Up
Quartz Crystal Interface
28-Lead PLCC and 32-Lead LQFP Packages
Operates from 3.3 V or 5.0V Power Supply
Functional Description
The internal oscillator uses the external quartz crystal as the basis of its fre-
quency reference. The output of the reference oscillator is divided by 16 before
being sent to the phase detector. With a 16 MHz crystal, this provides a refer-
ence frequency of 1 MHz. Although this data sheet illustrates functionality only
for a 16 MHz crystal, any crystal in the 10-20 MHz range can be used.
The VCO within the PLL operates over a range of 400 to 800 MHz. Its output is scaled by a divider that is configured by either the
serial or parallel interfaces. The output of this loop divider is applied to the phase detector.
The phase detector and loop filter attempt to force the VCO output frequency to be M x 2 times the reference frequency by adjusting
the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve loop lock.
The output of the VCO is also passed through an output divider before being sent to the PECL output driver. This output divider (N
divider) is configured through either the serial or the parallel interfaces and can provide one of four division ratios (1, 2, 4 or 8). This
divider extends performance of the part while providing a 50 percent duty cycle.
The output driver is driven differentially from the output divider and is capable of driving a pair of transmission lines terminated in
50
to V
CC – 2.0 V. The positive reference for the output driver and the internal logic is separated from the power supply for the
phase-locked loop to minimize noise induced jitter.
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0] inputs
to configure the internal counters. Normally, on system reset, the P_LOAD input is held LOW until sometime after power becomes
valid. On the LOW-to-HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the serial
interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs to reduce component count in the application of
the chip.
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input.
The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The con-
figuration latches will capture the value of the shift register on the HIGH-to-LOW edge of the S_LOAD input. See the programming
section for more information.
The TEST output reflects various internal node values, and is controlled by the T[2:0] bits in the serial data stream. See the
programming section for more information.
MC12430
HIGH FREQUENCY PLL
CLOCK SYNTHESIZER
(See Upgrade Product — MPC9230)
FA SUFFIX
32-LEAD TQFP PACKAGE
CASE 873A-03
FN SUFFIX
28-LEAD PLCC PACKAGE
CASE 776-02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC1333 | UHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR |
| MC1413DR2 | 0.5 A, 50 V, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| MC1413BDR2 | 0.5 A, 50 V, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| MC1416DR2 | 0.5 A, 50 V, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| MC1416BDR2 | 0.5 A, 50 V, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC12430FN | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12439 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HIGH FREQUENCY PLL CLOCK GENERATOR |
| MC12439FN | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:MISCELLANEOUS CLOCK GENERATOR, 28 Pin, Plastic, PLCC |
| MC1243F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC1245L | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。