- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69022 > MB91F223SPFV-GSE1 RISC MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | MB91F223SPFV-GSE1 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 40/46頁 |
| 文件大?。?/td> | 2487K |
| 代理商： | MB91F223SPFV-GSE1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁
USB DEVICE CONTROLLER
M66290AGP/FP
MITSUBISHI <DIGITAL ASSP>
51
11
9
8
Boundary scan
register (JTAGBSR)
By pass register
(JTAGBPR)
ID code register
(JTAGIDR)
Decoder
Command register
(3bits) (JTAGIR)
TAP controller
Data register group
TDI
TMS
TCK
TRST
10
12 TDO
M66290A
Abstraction of JTAG
M66290A has JTAG (Joint Test Action Group) interf ace
which meets IEEE 1149.1 test access port spec.
This JTAG interf ace can be used f or input/output path
(boundary scan path) f or boundary scan test.
Further inf ormation as to JTAG test access port, ref er
to "IEEE Std. 1149.1a-1993".
Pin descriptions
Pin description which relates to JTAG interf ace of
M66290A are as f ollows.
Test clock input (TCK)
Clock input into test circuit.
Test data input (TDI)
Sy nchronous serial input to input test command
code and test data. Data is sampled by the
positiv e edge of TCK.
Test data output (TDO)
Sy nchronous serial output to output test command
code and test data. Output data changes by the
negativ e edge of TCK and is output only in the state
of Shif t-IR or Shif t-DR. In other state,keeps "Z".
Test mode input (TMS)
Test mode select input to control status shif t of test
circuit. This is sampled by the positiv e edge of TCK.
Test reset input (TRST)
"L" activ e test reset input to initialize the test circuit
asy nchronously . To assure this reset f unction, keep
TMS input as "H" when this signal changes f rom "L"
to "H".
JTAG circuit constitution
JTAG circuit of M66290A is constituted by the blocks
as f ollows.
(1) Command register which keeps command code
which is f etched through the boundary scan path.
(2) Data register group which is accessed through the
boundary scan pass.
(3) Test access port (TAP) controller to control the
status shif t of JTAG block.
(4) Control logic f or input select, output select, and so.
相關PDF資料 |
PDF描述 |
|---|---|
| MB91F267APMC | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB91F267NAPMC | 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB91F361GAPFVS | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP208 |
| MB91F361G | 32-BIT, MROM, 64 MHz, MICROCONTROLLER, PQFP208 |
| MB91F368GA | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP120 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB91F233 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F233APFF-GE1 | 制造商:FUJITSU 功能描述:IC 32BIT MCU 5V SMD LQFP120 |
| MB91F233L | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F233LLGA-GE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91F233LPFF-GE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。