- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377931 > MB90F523B (Fujitsu Limited) Octal Transparent D-type Latches With 3-State Outputs 20-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90F523B |
| 廠商： | Fujitsu Limited |
| 英文描述： | Octal Transparent D-type Latches With 3-State Outputs 20-CFP -55 to 125 |
| 中文描述： | 16位微控制器專有 |
| 文件頁數(shù)： | 38/99頁 |
| 文件大小： | 978K |
| 代理商： | MB90F523B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
MB90520A/520B Series
38
3.
Watchdog Timer
The watchdog timer is a timer/counter used to detect faults such as program runaway.
The watchdog timer is a 2-bit counter that counts the clock signal from the timebase timer or clock timer.
Once started, the watchdog timer must be cleared before the 2-bit counter overflows. If an overflow occurs,
the CPU is reset.
Interval time for the watchdog timer
HCLK : Oscillation Clock (4 MHz)
* : The difference between the maximum and minimum watchdog timer interval times is due to the timing when the
counter is cleared.
* : As the watchdog timer is a 2-bit counter that counts the carry-up signal from the timebase timer or clock timer,
clearing the timebase timer (when operating on HCLK) or the clock timer (when operating on SCLK) lengthens
the time until the watchdog timer reset is generated.
Watchdog timer count clock
Events that stop the watchdog timer
1 : Stop due to a power-on reset
2 : Reset due to recovery from hardware standby mode
3 : Watchdog reset
Events that clear the watchdog timer
1 : External reset input from the RST pin.
2 : Writing “0” to the software reset bit.
3 : Writing “0” to the watchdog control bit (second and subsequent times) .
4 : Changing to sleep mode (clears the watchdog timer and temporarily halts the count) .
5 : Changing to pseudo-clock mode (clears the watchdog timer and temporarily halts the count) .
6 : Changing to clock mode (clears the watchdog timer and temporarily halts the count) .
7 : Changing to stop mode (clears the watchdog timer and temporarily halts the count) .
SCLK : Sub-Clock (8.192 kHz)
Min
Max
Clock Period
2
14
±
2
11
/
HCLK Approx. 0.438 s Approx. 0.563 s
2
16
±
2
13
/
HCLK Approx. 3.500 s Approx. 4.500 s 2
15
±
2
12
/
SCLK
2
18
±
2
15
/
HCLK Approx. 7.000 s Approx. 9.000 s 2
16
±
2
13
/
SCLK
Min
Max
Clock Period
2
12
±
2
9
/
SCLK
Approx. 3.58 ms
Approx. 4.61 ms
Approx. 14.33 ms
Approx. 18.30 ms
Approx. 57.23 ms
Approx. 458.75 ms Approx. 589.82 ms 2
21
±
2
18
/
HCLK Approx. 14.00 s Approx. 18.00 s 2
17
±
2
14
/
SCLK
Approx. 73.73 ms
WTC : WDCS
HCLK : Oscillation clock
PCLK : PLL clock
SCLK : Sub-clock
“0”
Count the clock timer output.
Count the clock timer output.
“1”
Count the timebase timer output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F523BPFF | Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-LCCC -55 to 125 |
| MB90F523BPFV | Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-CDIP -55 to 125 |
| MB90V520 | 16-bit Proprietary Microcontroller |
| MB90522 | 36-Bit Bus Transceivers With 3-State Outputs 100-LQFP -55 to 125 |
| MB90522PFF | Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F523BPFF-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F523BPM1R-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F523BPMC1-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F543GPF-GE1 | 功能描述:IC MCU 16BIT 制造商:cypress semiconductor corp 系列:F2MC-16LX MB90540G 包裝:托盤 零件狀態(tài):在售 核心處理器:F2MC-16LX 核心尺寸:16-位 速度:16MHz 連接性:CAN，EBI/EMI，SCI，串行輸入/輸出，UART/USART 外設:POR，WDT I/O 數(shù):81 程序存儲容量:128KB（128K x 8） 程序存儲器類型:閃存 EEPROM 容量:- RAM 容量:6K x 8 電壓 - 電源（Vcc/Vdd）:4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x8/10b 振蕩器類型:外部 工作溫度:-40°C ~ 105°C（TA） 封裝/外殼:100-BQFP 供應商器件封裝:100-PQFP（20x14） 標準包裝:66 |
| MB90F543GPFR-GE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。