參數(shù)資料
型號: MB8118160A-60
廠商: Fujitsu Limited
英文描述: CMOS 1M×16 BIT Fast Page Mode Dynamic RAM(CMOS 1M×16 位快速頁面存取模式動(dòng)態(tài)RAM)
中文描述: 的CMOS 100萬× 16位快速頁面模式動(dòng)態(tài)RAM的CMOS(100萬× 16位快速頁面存取模式動(dòng)態(tài)內(nèi)存)
文件頁數(shù): 23/26頁
文件大?。?/td> 494K
代理商: MB8118160A-60
23
MB8118160A-60/MB8118160A-70
t
CHS
CAS
Fig. 17 – SELF REFRESH CYCLE (A
0
- A
9
= WE = OE = “H” or “L”)
(At recommended operating conditions unless otherwise noted.)
Note : Assumes self refresh cycle only.
Parameter
Unit
Min.
Max.
No.
Min.
Max.
100
100
100
Symbol
101
125
110
102
–50
–50
μ
s
ns
ns
RAS Pulse Width
RAS Precharge Time
CAS Hold Time
MB8118160A-60
MB8118160A-70
t
RASS
t
RPS
t
CHS
DESCRIPTION
The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is
operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing
generator.
If CAS goes to “L” before RAS goes to “L” (CBR) and the condition of CAS “L” and RAS “L” is kept for term of t
RASS
(more than 100
μ
s),
the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal
refresh address counter during “RAS=L” and “CAS=L”.
Exit from self refresh cycle is performed by toggling RAS and CAS to “H” with specified tCHS min. In this time, RAS must be kept “H”
with specified t
RPS
min.
Using self refresh mode, data can be retained without external CAS signal during system is in standby.
Restriction for Self Refresh operation ;
For self refresh operation, the notice below must be considered.
1) In the case that distributed CBR refresh are operated between read/write cycles
Self refresh cycles can be executed without special rule if 1,024 cycles of distributed CBR refresh are executed within t
REF
max.
2) In the case that burst CBR refresh or distributed/burst RAS only refresh are operated between read/write cycles
1,024 times of burst CBR refresh or 1,024 times of burst RAS only refresh must be executed before and after Self refresh
cycles.
V
IH
V
IL
RAS
“H” or “L”
V
IH
V
IL
RAS
V
IH
V
IL
V
OH
V
OL
DQ
(Output)
t
NS
< 1 ms
1,024 burst refresh cycle
Read/Write operation
1,024 burst refresh cycle
Self Refresh operation
t
RASS
Read/Write operation
t
SN
< 1 ms
HIGH-Z
t
RASS
t
RPS
t
RPC
t
CSR
t
CPN
t
OFF
t
OH
* Read/write operation can be performed non refresh time within t
NS
or t
SN
.
A
0
to A
9
, WE, OE = “H” or “L”
相關(guān)PDF資料
PDF描述
MB8118160A-70 CMOS 1M×16 BIT Fast Page Mode Dynamic RAM(CMOS 1M×16 位快速頁面存取模式動(dòng)態(tài)RAM)
MB8118165B-50 CMOS 1M ×16 BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×16 位超級頁面存取模式動(dòng)態(tài)RAM)
MB8118165B-60 CMOS 1M ×16 BIT Hyper Page Mode Dynamic RAM(CMOS 1M ×16 位超級頁面存取模式動(dòng)態(tài)RAM)
MB814100A-60 CMOS 4 M ×1 BIT Fast Page Mode DRAM(CMOS 4M ×1 位快速頁面存取模式動(dòng)態(tài)RAM)
MB814100A-70 CMOS 4 M ×1 BIT Fast Page Mode DRAM(CMOS 4M ×1 位快速頁面存取模式動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB812 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MB812.833 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MB-8120 制造商:Maxxtro 功能描述:
MB81256-10 制造商:FUJITSU 功能描述:256K X 1 PAGE MODE DRAM, 100 ns, CQCC18
MB81256-10P 制造商:FUGITSU 功能描述:Dynamic RAM, Page Mode, 256K x 1, 16 Pin, Plastic, DIP 制造商:Fuji Electric 功能描述:Dynamic RAM, Page Mode, 256K x 1, 16 Pin, Plastic, DIP 制造商:FUJITSU 功能描述:Dynamic RAM, Page Mode, 256K x 1, 16 Pin, Plastic, DIP