![](http://datasheet.mmic.net.cn/330000/MB8117405A-60_datasheet_16435822/MB8117405A-60_1.png)
1
DS05-10196-1E
FUJITSU SEMICONDUCTOR
DATA SHEET
MEMORY
CMOS 4M
HYPER PAGE MODE DYNAMIC RAM
×
4 BIT
MB8117405A-60/-70
CMOS 4,194,304
×
4 BIT Hyper Page Mode Dynamic RAM
I
DESCRIPTION
The Fujitsu MB8117405A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory
cells accessible in 4-bit increments. The MB8117405A features a “hyper page” mode of operation whereby high-
speed random access of up to 1,024-bits of data within the same row can be selected. The MB8117405A DRAM
is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory
applications where very low power dissipation and high bandwidth are basic requirements of the design. Since
the standby current of the MB8117405A is very small, the device can be used as a non-volatile memory in
equipment that uses batteries for primary and/or auxiliary power.
The MB8117405A is fabricated using silicon gate CMOS and Fujitsu’s advanced four-layer polysilicon and two-
layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the
possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements
for the MB8117405A are not critical and all inputs are TTL compatible.
I
PRODUCT LINE & FEATURES
Parameter
MB8117405A-60
MB8117405A-70
RAS Access Time
60 ns max.
70 ns max.
Randam Cycle Time
104 ns min.
124 ns min.
Address Access Time
30 ns max.
35 ns max.
CAS Access Time
15 ns max.
17 ns max.
Hyper Page Mode Cycle Time
25 ns min.
30 ns min.
Low Power
Dissipation
Operating current
577.5 mW max.
495 mW max.
Standby current
11 mW max. (TTL level)/5.5 mW max. (CMOS level)
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that
normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.
4,194,304 words
×
4 bit organization
Silicon gate, CMOS, Advanced Capacitor Cell
All input and output are TTL compatible
2048 refresh cycles every 32.8ms
Early Write or OE controlled write capability
RAS only, CAS-before-RAS, or Hidden Refresh
Hyper Page Mode, Read-Modify-Write capability
On chip substrate bias generator for high
performance