- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380303 > M80C186EB-13 (Intel Corp.) 16-Bit High-Integration Embedded Processor(16位高集成嵌入式處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | M80C186EB-13 |
| 廠商： | Intel Corp. |
| 英文描述： | 16-Bit High-Integration Embedded Processor(16位高集成嵌入式處理器) |
| 中文描述： | 16位高性能嵌入式處理器集成（16位高集成嵌入式處理器） |
| 文件頁數(shù)： | 13/56頁 |
| 文件大?。?/td> | 855K |
| 代理商： | M80C186EB-13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
M80C186EB
The Generic Chip-Selects (GCS7:0) are multiplexed
with an output only Port function. Any channel that is
being used as a chip-select must be disabled as a
port pin by correctly programming the port pin con-
trol registers (see the following section).
I/O PORT UNIT
The I/O Port Unit (IPU) on the M80C186EB supports
two 8-bit channels of input, output, or input/output
operation. Port 1 is multiplexed with the chip select
pins and is output only. Most of Port 2 is multiplexed
with the serial channel pins. Port 2 pins are limited to
either an output or input function depending on the
operation of the serial pin it is multiplexed with.
Two bits of Port 2 are not multiplexed with any other
peripheral functions and can be used as either an
input or an output function. A port direction register
is used to define the function of the port pin. The
output for these two pins are open drain.
Besides a direction register, each port channel has a
data latch register, port pin register, and a port multi-
plexer control register.
REFRESH CONTROL UNIT
The Refresh Control Unit (RCU) automatically gen-
erates a periodic memory read bus cycle to keep
dynamic or pseudo-static memory refreshed. A 9-bit
counter controls the number of clocks between re-
fresh requests.
A 12-bit address generator is maintained by the RCU
and is presented on the A12:1 address lines during
the refresh bus cycle. The address generator is in-
cremented only after the refresh bus cycle is run.
This ensures that all address combinations will be
presented to the memory array even if the refresh
bus cycle is not run before another request is gener-
ated. Address bits A19:13 are programmable to al-
low the refresh address block to be located on any 8
Kbyte boundary.
The chip-select unit is active during refresh bus cy-
cles. This means that a chip-select will go active if
the refresh address is within the limits specified for
the channel. In addition, BHE and A0 are both driven
high during refresh bus cycles (this is normally an
invalid bus condition). Data on the AD15:0 bus is
ignored.
A pending refresh request will attempt to abort a
HOLD/HLDA bus exchange. HLDA is deasserted
when a refresh request is pending and a bus HOLD
is already in progress. HOLD must then be released
in order for the M80C186EB to execute the refresh
bus cycle.
POWER MANAGEMENT UNIT
The M80C186EB Power Management Unit (PMU) is
provided to control the power consumption of the
device. The PMU provides three power modes: Ac-
tive, Idle, and Powerdown.
Active
M80C186EB are functional and the device con-
sumes maximum power (depending on the level of
peripheral operation). Idle Mode freezes the clocks
of the Execution and Bus units at a logic zero state
(all peripherals continue to operate normally). An un-
masked interrupt, NMI, or reset will cause the
M80C186EB to exit the Idle mode.
Mode
indicates
that
all
units
on
the
The Powerdown mode freezes all internal clocks at
a logic zero level and disables the crystal oscillator.
All internal registers hold their values provided V
CC
is maintained. Current consumption is reduced to
just transistor junction leakage. An NMI or processor
reset will cause the M80C186EB to exit the Power-
down Mode. A timing pin is provided to establish the
length of time between exiting Powerdown and re-
suming device operation. (Length of time depends
on startup time of crystal oscillator and is application
dependent.)
M80C187 Interface
The M80C186EB supports the direct connection of
the M80C187 Numerics Coprocessor.
ONCE Test Mode
To facilitate testing and inspection of devices when
fixed into a target system, the M80C186EB has a
test mode available which forces all output and in-
put/output pins to be placed in the high-impedance
state. ONCE stands for ‘‘ON Circuit Emulation’’. The
ONCE mode is selected by forcing the A19/ONCE
pin LOW (0) during a processor reset (this pin is
weakly held to a HIGH (1) level) while RESIN is ac-
tive.
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M80C186EB-16 | 16-Bit High-Integration Embedded Processor(16位高集成嵌入式處理器) |
| M80C186EB-8 | 16-Bit High-Integration Embedded Processor(16位高集成嵌入式處理器) |
| M80C186 | CHMOS HIGH INTEGRATION 16-BIT MICROPROCESSOR |
| M80C186XL10 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL12 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M80C186EB-16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186EB-8 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL10 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL12 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。