參數(shù)資料
型號(hào)： M80C186
廠商： Intel Corp.
英文描述： CHMOS HIGH INTEGRATION 16-BIT MICROPROCESSOR
中文描述： CHMOS高集成16位微處理器
文件頁(yè)數(shù)： 38/59頁(yè)
文件大?。?/td> 590K
代理商： M80C186
M80C186
270500–13
Figure 33. Slave Mode Interrupt Controller Connections
Correct master-slave interface requires decoding of
the slave addresses (CAS0-2). Slave M82C59As do
this internally. Because of pin limitations, the
M80C186 slave address will have to be decoded ex-
ternally. INT1 (Pin 44) is used as a slave-select in-
put. Note that the slave vector address is transferred
internally, but the READY input must be supplied ex-
ternally.
INT2 (Pin 42) is used as an acknowledge output,
suitable to drive the INTA input of an M82C59A.
Interrupt Nesting
Slave mode operation allows nesting of interrupt re-
quests. When an interrupt is acknowledged, the pri-
ority logic masks off all priority levels except those
with equal or higher priority.
Vector Generation in the Slave Mode
Vector generation in slave mode is exactly like that
of an M82C59A slave. The interrupt controller gen-
erates an 8-bit vector which the CPU multiplies by
four and uses as an address into a vector table. The
significant five bits of the vector are user-program-
mable while the lower three bits are generated by
the priority logic. These bits represent the encoding
of the priority level requesting service. The signifi-
cant five bits of the vector are programmed by writ-
ing to the Interrupt Vector register at offset 20H.
Specific End-of-Interrupt
In slave mode the specific EOI command operates
to reset an in-service bit of a specific priority. The
user supplies a 3-bit priority-level value that points to
an in-service bit to be reset. The command is exe-
cuted by writing the correct value in the Specific EOI
register at offset 22H.
Interrupt Controller Registers
in the Slave Mode
All control and command registers are located inside
the internal peripheral control block. Figure 34
shows the offsets of these registers.
End-of-Interrupt Register
The end-of-interrupt register is a command register
which can only be written. The format of this register
is shown in Figure 35. It initiates an EOI command
when written by the M80C186 CPU.
The bits in the EOI register are encoded as follows:
L
x
:
Encoded value indicating the priority of the IS
bit to be reset.
38
相關(guān)PDF資料
PDF描述
M80C186XL10 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL12 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C286 High Performance CHMOS Microprocessor With Memory Management And Protection(帶存儲(chǔ)管理和保護(hù)高性能16位CHMOS微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M80C186EB-13 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186EB-16 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186EB-8 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL10 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL12 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*