參數(shù)資料
型號(hào)： M80C186
廠商： Intel Corp.
英文描述： CHMOS HIGH INTEGRATION 16-BIT MICROPROCESSOR
中文描述： CHMOS高集成16位微處理器
文件頁數(shù)： 36/59頁
文件大?。?/td> 590K
代理商： M80C186
M80C186
Timer, DMA 0, 1; Control Register
These registers are the control words for all the in-
ternal interrupt sources. The format for these regis-
ters is shown in Figure 28. The three bit positions
PR0, PR1, and PR2 represent the programmable pri-
ority level of the interrupt source. The MSK bit inhib-
its interrupt requests from the interrupt source. The
MSK bits in the individual control registers are the
exact same bits as are in the Mask Register; modify-
ing them in the individual control registers will also
modify them in the Mask Register, and vice versa.
INT0-INT3 Control Registers
These registers are the control words for the four
external input pins. Figure 29 shows the format of
the INT0 and INT1 Control registers; Figure 30
shows the format of the INT2 and INT3 Control reg-
isters. In cascade mode or special fully nested
mode, the control words for INT2 and INT3 are not
used.
The bits in the various control registers are encoded
as follows:
PRO-2: Priority programming information. Highest
Priority
e
000, Lowest Priority
e
111
LTM:
Level-trigger mode bit. 1
e
level-triggered;
0
e
edge-triggered. Interrupt Input levels
are active high. In level-triggered mode, an
interrupt is generated whenever the exter-
nal line is high. In edge-triggered mode, an
interrupt will be generated only when this
level is preceded by an inactive-to-active
transition on the line. In both cases, the
level must remain active until the interrupt
is acknowledged.
Mask bit, 1
e
mask; 0
e
non-mask.
Cascade mode bit, 1
e
cascade; 0
e
di-
rect
Special fully nested mode bit, 1
e
SFNM
MSK:
C:
SFNM:
EOI Register
The end of the interrupt register is a command regis-
ter which can only be written into. The format of this
register is shown in Figure 30. It initiates an EOI
command when written to by the M80C186 CPU.
The bits in the EOI register are encoded as follows:
S
x
:
Encoded information that specifies an in-
terrupt source vector type as shown in Ta-
ble 4. For example, to reset the In-Service
bit for DMA channel 0, these bits should be
set to 01010, since the vector type for DMA
channel 0 is 10.
NOTE:
To reset the single In-Service bit for any of
the three timers, the vector type for timer 0
(8) should be written in this register.
NSPEC/: A bit that determines the type of EOI com-
SPEC
mand. Nonspecific
e
1, Specific
e
0.
15
0
14
0
4
0
3
2
1
0
#
#
#
#
#
#
#
#
MSK
PR2
PR1
PR0
Figure 28. Timer/DMA Control Registers Formats
15
0
14
0
7
0
6
5
C
4
3
2
1
0
#
#
#
#
#
SFNM
LTM
MSK
PR2
PR1
PR0
Figure 29. INT0/INT1 Control Register Formats
15
0
14
0
5
0
4
3
2
1
0
#
#
#
#
#
#
#
LTM
MSK
PR2
PR1
PR0
Figure 30. INT2/INT3 Control Register Formats
36
相關(guān)PDF資料
PDF描述
M80C186XL10 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL12 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL16 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL20 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C286 High Performance CHMOS Microprocessor With Memory Management And Protection(帶存儲(chǔ)管理和保護(hù)高性能16位CHMOS微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M80C186EB-13 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186EB-16 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186EB-8 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL10 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
M80C186XL12 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*