MCF5227x ColdFire Microprocessor Data Sheet, Rev. 8 Electrical Characteristics F" />
參數(shù)資料
型號(hào)： M52277EVB
廠商： Freescale Semiconductor
文件頁數(shù)： 17/46頁
文件大小： 0K
描述： BOARD DEMO FOR MCF5227
標(biāo)準(zhǔn)包裝： 1
系列： ColdFire®
類型： MCU
適用于相關(guān)產(chǎn)品： MCF52277
所含物品： 板
MCF5227x ColdFire Microprocessor Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
24
Figure 11. SDR Write Timing
SD8 SD_DQS[3:2] input hold relative to SD_CLK
tDQISDCH
Does not apply. 0.5
×SD_CLK fixed
width.
6
SD9 Data (D[31:0]) Input Setup relative to SD_CLK (reference
only)
tDVSDCH
0.25
×
SD_CLK
—ns
7
SD10 Data Input Hold relative to SD_CLK (reference only)
tDISDCH
1.0
—
ns
SD11 Data (D[31:0]) and Data Mask(SD_DQM[3:0]) Output Valid
tSDCHDMV
—0.5
× SD_CLK
+ 2
ns
SD12 Data (D[31:0]) and Data Mask (SD_DQM[3:0]) Output Hold
tSDCHDMI
1.5
—
ns
1 The device supports same frequency of operation for both FlexBus and SDRAM clock operates as that of the internal bus clock.
Please see the PLL chapter of the device reference manual for more information on setting the SDRAM clock rate.
2 SD_CLK is one SDRAM clock in ns.
3 Pulse width high plus pulse width low cannot exceed min and max clock period.
4 SD_SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle
variation from this guideline is expected. SD_SDR_DQS will only pulse during a read cycle and one pulse will occur for each
data beat.
5 SD_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle
variation from this guideline is expected. SD_DQS will only pulse during a read cycle and one pulse will occur for each data
beat.
6 The SD_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does
not affect the memory controller.
7 Since a read cycle in SDR mode still uses the DQS circuit within the device, it is critical that the data valid window be centered
1/4 clk after the rising edge of DQS. Ensuring that this happens will result in successful SDR reads. The input setup spec is
provided as guidance.
Table 14. SDR Timing Specifications (continued)
Num
Characteristic
Symbol
Min
Max
Unit
Notes
SD_CLK
SDDM
D[31:0]
A[23:0]
SD_BA[1:0]
CMD
ROW
SD1
SD4
COL
SD5
WD1
WD2
WD3
WD4
SD12
SD11
SD_CSn
SD_RAS
SD_WE
SD_CAS
SD2
SD3
相關(guān)PDF資料
PDF描述
0210490925 CABLE JUMPER 1.25MM .076M 23POS
ECM12DSEH-S13 CONN EDGECARD 24POS .156 EXTEND
VI-J1R-EY CONVERTER MINIMOD DC/DC 7.5V 50W
VE-21T-EY CONVERTER MOD DC/DC 6.5V 50W
0210490924 CABLE JUMPER 1.25MM .076M 23POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5228FP 制造商:Panasonic Industrial Company 功能描述:IC
M5228P 制造商:Panasonic Industrial Company 功能描述:IC
M5229 制造商:Panasonic Industrial Company 功能描述:DISCD IC
M-522CT 制造商:NEC 制造商全稱:NEC 功能描述:DC Line Fileters
M522D 制造商:GOSSEN METRAWATT 功能描述:PSI MODULE PROFITEST PSI-BC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*