- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370961 > M44C090 (TEMIC SEMICONDUCTORS) Low-Current Microcontroller for Wireless Communication PDF資料下載
參數(shù)資料
| 型號： | M44C090 |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low-Current Microcontroller for Wireless Communication |
| 中文描述： | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| 封裝： | SSOP-20 |
| 文件頁數(shù)： | 43/63頁 |
| 文件大?。?/td> | 503K |
| 代理商： | M44C090 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
M44C890
M44C090
Rev.A4, 14-Dec-01
43 (63)
(2)
(1)
(4)
(4)
(3)
(1)
Start
condition
Data
valid
Data
change
Data
valid
Stop
condition
13832
SC
SD
Figure 49. I
2
C bus protocol 1
Bus not busy (1)
Both data and clock lines remain HIGH.
Start data transfer (2)
A HIGH to LOW transition of the SD line while
the clock (SC) is HIGH defines a START
condition.
Stop data transfer (3)
A LOW to HIGH transition of the SD line while
the clock (SC) is HIGH defines a STOP condition.
Data valid (4)
The state of the data line represents valid data
when, after START condition, the data line is
stable for the duration of the HIGH period of the
clock signal.
Acknowledge
All address and data words are serially transmitted
to and from device in eight
–
bit words. The
receiving device returns a zero on the data line
during the ninth clock cycle to acknowledge word
receipt.
13833
SC
SD
Start
1
n
8
9
1st Bit
8th Bit
ACK
Stop
Figure 50. I
2
C bus protocol 2
SSI Interrupt
The SSI interrupt INT3 can be generated either by an SSI
buffer register status (i.e., transmit buffer empty or
receive buffer full) at the end of SSI data telegram or on
the falling edge of the SC/SD pins on Port 4 (see P4CR).
SSI interrupt selection is performed by the
I
nterrupt
F
unctio
N
control bit (IFN). The SSI interrupt is usually
used to synchronize the software control of the SSI and
inform the controller of the present SSI status. The Port
4 interrupts can be used together with the SSI or, if the SSI
itself is not required, as additional external interrupt
sources. In either case this interrupt is capable of waking
the controller out of sleep mode.
To enable and select the SSI relevant interrupts use the
SSI interrupt mask (SIM) and the Interrupt Function
(IFN) while the Port 4 interrupts are enabled by setting
appropriate control bits in P4CR register.
Modulation
If the shift register is used together with Timer 2 for
modulation purposes, the 8-bit synchronous mode must
be used. In this case, the unused Port 4 pins can be used
as conventional bidirectional ports.
The modulation stage, if enabled, operates as soon as the
SSI is activated (SIR=0) and ceases when deactivated
(SIR=1).
相關PDF資料 |
PDF描述 |
|---|---|
| M44C090-H | Low-Current Microcontroller for Wireless Communication |
| M44C890 | Low-Current Microcontroller for Wireless Communication |
| M44C890-H | Low-Current Microcontroller for Wireless Communication |
| M4N25 | 6-Pin DIP Optoisolators Transistor Output |
| M4N26 | 6-Pin DIP Optoisolators Transistor Output |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M44C090-H | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44C890 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44C890-H | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44S05K4F1 | 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel |
| M44T332538880MHZ | 制造商:MEC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。