- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370961 > M44C090 (TEMIC SEMICONDUCTORS) Low-Current Microcontroller for Wireless Communication PDF資料下載
參數(shù)資料
| 型號： | M44C090 |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low-Current Microcontroller for Wireless Communication |
| 中文描述： | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| 封裝： | SSOP-20 |
| 文件頁數(shù)： | 41/63頁 |
| 文件大?。?/td> | 503K |
| 代理商： | M44C090 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
M44C890
M44C090
Rev.A4, 14-Dec-01
41 (63)
9-bit Shift Mode (I
2
C compatible)
In the 9-bit shift mode, the SSI is able to handle the I
2
C
protocol (described below). It always operates as an I
2
C
master device, i.e., SC is always generated and output by
the SSI. Both the I
2
C start and stop conditions are auto-
matically generated whenever the SSI is activated or
deactivated by the SIR
–
bit. In accordance with the I
2
C
protocol, the output data is always changed in the clock
low phase and shifted in on the high phase.
Before activating the SSI (SIR=0) and commencing an
I
2
C dialog, the appropriate data direction for the first
word must be set using the SDD control bit. The state of
this bit controls the direction of the data port (BP43 or
MCL_SD). Once started, the 8 data bits are, depending on
the selected direction, either clocked into or out of the
shift register. During the 9th clock period, the port
direction is automatically switched over so that the
corresponding acknowledge bit can be shifted out or read
in. In transmit mode, the acknowledge bit received from
the slave device is captured in the SSI Status Register
(TACK ) where it can be read by the controller. and in
receive mode, the state of the acknowledge bit to be
returned to the slave device is predetermined by the SSI
Status Register (RACK ).
Changing the directional mode (TX/RX) should not be
performed during the transfer of an I
2
C telegram. One
should wait until the end of the telegram which can be
detected using the SSI interrupt (IFN =1) or by
interrogating the ACT status.
A 9-bit telegram, once started will always run to
completion and will not be prematurely terminated by the
SIR bit. So, if the SIR
–
bit is set to
‘
1
’
in mit telegram, the
SSI will complete the current transfer and terminate the
dialog with an I
2
C stop condition.
7 6 5 4 3 2 1
7 6 5 4 3 2 1 0 A
msb
lsb
tx data 1
tx data 2
msb
lsb
Write STB
(tx data 1)
SC
SD
SRDY
ACT
Interrupt
(IFN = 0)
Interrupt
(IFN = 1)
13826
0 A
Write STB
(tx data 2)
SIR
SDD
Start
Stop
Figure 47. Example of I
2
C transmit dialog
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M44C090-H | Low-Current Microcontroller for Wireless Communication |
| M44C890 | Low-Current Microcontroller for Wireless Communication |
| M44C890-H | Low-Current Microcontroller for Wireless Communication |
| M4N25 | 6-Pin DIP Optoisolators Transistor Output |
| M4N26 | 6-Pin DIP Optoisolators Transistor Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M44C090-H | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44C890 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44C890-H | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication |
| M44S05K4F1 | 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點電鍍:Nickel |
| M44T332538880MHZ | 制造商:MEC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。