參數(shù)資料
型號: M38B79MFH-A157FP
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述: 單芯片8位CMOS微機
文件頁數(shù): 33/109頁
文件大?。?/td> 1559K
代理商: M38B79MFH-A157FP
38B7 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
33
Fig. 27 S
BUSY1
input operation (internal synchronous clock)
Fig. 28 S
BUSY1
input operation (external synchronous clock)
(4) Handshake signal
1. S
STB1
output signal
The S
STB1
output is a signal to inform an end of transmission/re-
ception to the serial transfer destination . The S
STB1
output signal
can be used only when the internal synchronous clock is selected.
In the initial status, namely, in the status in which the serial I/O ini-
tialization bit (b4) is reset to
0
, the S
STB1
output goes to
L
, or
the S
STB1
output goes to
H
.
At the end of transmit/receive operation, when the data of the se-
rial I/O1 register is all output from S
OUT1
, pulses are output in the
period of 1 cycle of the transfer clock so as to cause the S
STB1
output to go
H
or the S
STB1
output to go
L
. After that, each
pulse is returned to the initial status in which S
STB1
output goes to
L
or the S
STB1
output goes to
H
.
Furthermore, after 1 cycle, the serial transfer status flag (b5) is re-
set to
0
.
In the automatic transfer serial I/O mode, whether the S
STB1
out-
put is to be active at an end of each 1-byte data or after
completion of transfer of all data can be selected by the S
BUSY1
output
S
STB1
output function selection bit (b4 of address 001A
16
)
of serial I/O1 control register 2.
2. S
BUSY1
input signal
The S
BUSY1
input is a signal which receives a request for a stop of
transmission/reception from the serial transfer destination.
When the internal synchronous clock is selected, input an
H
level signal into the S
BUSY1
input and an
L
level signal into the
S
BUSY1
input in the initial status in which transfer is stopped.
When starting a transmit/receive operation, input an
L
level sig-
nal into the S
BUSY1
input and an
H
level signal into the S
BUSY1
input in the period of 1.5 cycles or more of the transfer clock.
Then, transfer clocks are output from the S
CLK1
output.
When an
H
level signal is input into the S
BUSY1
input and an
L
level signal into the S
BUSY1
input after a transmit/receive opera-
tion is started, this transmit/receive operation are not stopped
immediately and the transfer clocks from the S
CLK1
output is not
stopped until the specified number of bits are transmitted and re-
ceived.
The handshake unit of the 8-bit serial I/O is 8 bits and that of the
automatic transfer serial I/O is 8 bits.
When the external synchronous clock is selected, input an
H
level signal into the S
BUSY1
input and an
L
level signal into the
S
BUSY1
input in the initial status in which transfer is stopped. At
this time, the transfer clocks to be input in S
CLK1
become invalid.
During serial transfer, the transfer clocks to be input in S
CLK1
be-
come valid, enabling a transmit/receive operation, while an
L
level signal is input into the S
BUSY1
input and an
H
level signal is
input into the S
BUSY1
input.
When changing the input values in the S
BUSY1
input and the
S
BUSY1
input at these operations, change them when the S
CLK1
input is in a high state.
When the high impedance of the S
OUT1
output is selected by the
S
OUT1
pin control bit (b6), the S
OUT1
output becomes active, en-
abling serial transfer by inputting a transfer clock to S
CLK1
, while
an
L
level signal is input into the S
BUSY1
input and an
H
level
signal is input into the S
BUSY1
input.
Fig. 26 S
STB1
output operation
S
STB1
S
CLK1
S
OUT1
Serial transfer
status flag
S
BUSY1
S
CLK1
S
OUT1
S
BUSY1
S
CLK1
S
OUT1
Invalid
(Output high-impedance)
3. S
BUSY1
output signal
The S
BUSY1
output is a signal which requests a stop of transmis-
sion/reception to the serial transfer destination. In the automatic
transfer serial I/O mode, regardless of the internal or external syn-
chronous clock, whether the S
BUSY1
output is to be active at
transfer of each 1-byte data or during transfer of all data can be
selected by the S
BUSY1
output
S
STB1
output function selection bit
(b4).
In the initial status, the status in which the serial I/O initialization
bit (b4) is reset to
0
, the S
BUSY1
output goes to
H
and the
S
BUSY1
output goes to
L
.
相關PDF資料
PDF描述
M38C13E6HP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M6-051HP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M4-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M4-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M6-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關代理商/技術參數(shù)
參數(shù)描述
M38C13E6FP 功能描述:IC 740 MCU OTP 24K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 產(chǎn)品培訓模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設備:欠壓檢測/復位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB(96K x 16) 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
M38C13E6HP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C13RLFS 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk
M38C24M4-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M4-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER