- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370847 > M37702M2A (Mitsubishi Electric Corporation) Single Chip 16 Bits CMOS Microcomputer(16位單片機) PDF資料下載
參數(shù)資料
| 型號： | M37702M2A |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| 中文描述： | 單片微機16位的CMOS（16位單片機） |
| 文件頁數(shù)： | 29/59頁 |
| 文件大?。?/td> | 811K |
| 代理商： | M37702M2A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
29
MITSUBISHI MICROCOMPUTERS
M37702M2AXXXFP, M37702M2BXXXFP
M37702S1AFP, M37702S1BFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
CLOCK SYNCHRONOUS SERIAL
COMMUNICATION
A case where communication is performed between two clock syn-
chronous serial I/O ports as shown in Figure 38 will be described.
(The transmission side will be denoted by subscript j and the re-
ceiving side will be denoted by subscript k.)
Bit 0 of the UARTj transmit/receive mode register and UARTk
transmit/receive mode register must be set to “1” and bits 1 and 2
must be “0”. The length of the transmission data is fixed at 8 bits.
Bit 3 of the UARTj transmit/receive mode register of the clock
sending side is cleared to “0” to select the internal clock. Bit 3 of
the UARTk transmit/receive mode register of the clock receiving
side is set to “1” to select the external clock. Bits 4, 5 and 6 are ig-
nored in-clock synchronous mode. Bit 7 must always be “0”.
The clock source is selected by bit 0 (CS
0
) and bit 1 (CS
1
) of the
clock sending side UARTj transmit/receive control register 0. As
shown in Figure 33, the selected clock is divided by (n +1), then
by 2, passed through a transmission control circuit, and output as
transmission clock CLKj. Therefore, when the selected clock is fi,
Bit Rate = fi
/
{(n
+
1)
2}
On the clock receiving side, the CS
0
and CS
1
bits of the UARTk
transmit/receive control register 0 are ignored because an external
clock is selected.
The bit 2 of the clock sending side UARTj transmit/receive control
register 0 is clear to “0” to select CTSj input. The bit 2 of the clock
receiving side is set to “1” to select RTSk output. CTS, and RTS
signals are described later.
Transmission
Transmission is started when the bit 0 (TEj flag) of UARTj trans-
CTSj input is “L”. As shown in Figure 39, data is output from TxDj
pin when transmission clock CLKj changes from “H” to “L”. The
data is output from the least significant bit.
The Tlj flag indicates whether the transmission buffer register is
empty or not. It is cleared to “0” when data is written in the trans-
mission buffer register and set to “1” when the contents of the
transmission buffer register is transferred to the transmission reg-
ister.
When the transmission register becomes empty after the contents
has been transmitted, data is transferred automatically from the
transmission buffer register to the transmission register if the next
transmission start condition is satisfied. If the bit 2 of UARTj trans-
mit/receive control register 0 is “1”, CTSj input is ignored and
transmission start is controlled only by the TEj flag and TIj flag.
Once transmission has started, the TEj flag, TIj flag, and CTSj sig-
nals are ignored until data transmission completes. Therefore,
transmission is not interrupt when CTSj input is changed to “H”
during transmission.
CTSj is checked while the T
END
j signal shown in Figure 39 is “H”.
Therefore, data can be transmitted continuously if the next trans-
mission data is written in the transmission buffer register and TIj
flag is cleared to “0” before the T
END
j signal goes “H”.
The bit 3 (TxEPTYj flag) of UARTj transmit/receive control regis-
ter 0 changes to “1” at the next cycle after the T
END
j signal goes
“H” and changes to “0” when transmission starts. Therefore, this
flag can be used to determine whether data transmission has
completed.
When the TIj flag changes from “0” to “1”, the interrupt request bit
in the UARTj transmission interrupt control register is set to “1”.
Receive
Receive starts when the bit 2 (RE
k
flag) of UART
k
transmit/receive
control register 1 is set to “1”.
The RTS
k
output is “H” when the RE
k
flag is “0” and goes “L” when
the RE
k
flag changed to “1”. It goes back to “H” when receive
starts. Therefore, the RTS
k
output can be used to determine
_____
k
output is “L”.
The data from the RxD
k
pin is retrieved and the contents of the re-
ceive register is shifted by 1 bit each time the transmission clock
CLKj changes from “L” to “H”. When an 8-bit data is received, the
contents of the receive register is transferred to the receive buffer
register and the bit 3 (RI
k
flag) of UART
k
transmit/receive control
register 1 is set to “1”. In other words, the setting of the RI
k
flag in-
dicates that the receive buffer register contains the received data.
At this point, RTSj output goes “L” to indicate that the next data
can be received. When the RI
k
flag changes from “0” to “1”, the in-
terrupt request bit in the UART
k
receive interrupt control register is
set to “1”. Bit 4 (OER
k
flag) of UART
k
transmit/receive control reg-
ister is set to “1” when the next data is transferred from the receive
register to the receive buffer register while RI
k
flag is “1”, and indi-
cates that the next data was transferred to the receive register
before the contents of the receive buffer register was read.
RI
k
and OER
k
flags are cleared automatically to “0” when the low-
order byte of the receive buffer register is read. The OER
k
flag is
also cleared when the RE
k
flag is cleared. Bit 5 (FER
k
flag), bit 6
(PER
k
flag), and bit 7 (SUM
k
flag) are ignored in clock synchro-
nous mode.
As shown in Figure 33, with clock synchronous serial communica-
tion, data cannot be received unless the transmitter is operating
because the receive clock is created from the transmission clock.
Therefore, the transmitter must be operating even when there is
no data to be sent from UART
k
to UARTj.
相關PDF資料 |
PDF描述 |
|---|---|
| M37702M2B | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M37702M2AXXXFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M2A-278FP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M2A-XXXFP | DIODE SCHOTTKY DUAL SERIES 50V 150mW 0.41V-vf 70mA-IFM 1mA-IF 0.1uA-IR SOT-523 3K/REEL |
| M37702M2B-XXXFP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M37702M2A-278FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M2AXXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M2A-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M2BXXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37702M2B-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。