- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69014 > M37643F8HP 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M37643F8HP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 61/123頁 |
| 文件大?。?/td> | 1292K |
| 代理商： | M37643F8HP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
Rev.2.00
Aug 28, 2006
page 40 of 119
7643 Group
REJ03B0054-0200
Fig. 33 Timing chart for burst transfer caused by hardware-related transfer request
A5
ADL1
85
PC + 2
ADL1, 00
PC + 1
PC
PC + 3
LDA $zz
STA $zz
(First cycle)
STA $zz
(Second cycle)
φ
OUT
SYNCOUT
RD
WR
DMAOUT
(Port P33)
Address
Data
Transfer request
source (“L” active)
Transfer request source
sampling
Reset of transfer request
source sampling
DMA transfer
Data
DMA destina-
tion add. 1
DMA source
add. 1
DMA destina-
tion add. 2
DMA source
add. 2
DMA
data 1
DMA
data 1
DMA
data 2
DMA
data 2
ADL2
(2) Burst Transfer Mode
When the DMAC Channel x Transfer Mode Selection Bit (DxTMS)
is set to “1”, the respective DMAC channel operates in the burst
transfer mode.
In the burst transfer mode, the DMAC continually transfers the
number of bytes of data specified by the Transfer Count Register
for one transfer request. Other than this, the burst transfer mode
operation is the same as the cycle steal mode operation.
Priority
The DMAC places a higher priority on Channel-0 transfer requests
than on Channel-1 transfer requests.
If a Channel-0 transfer request occurs during a Channel-1 burst
transfer operation, the DMAC completes the next transfer source
and destination read/write operation first, and then starts the
Channel-0 transfer operation. As soon as the Channel-0 transfer is
completed, the DMAC resumes the Channel-1 transfer operation.
When an interrupt request occurs during any DMA operation, the
transfer operation is suspended and the interrupt process routine
is initiated. During the interrupt operation, the DMAC automatically
sets the corresponding DMAC Channel x (x = 0, 1) Suspend Flag
(DxSFI) to “1”. As soon as the CPU completes the interrupt opera-
tion, the DMAC clears the flag to “0” and resumes the original
operation from the point where it was suspended.
The suspended transfer due to the interrupt can also be resumed
during its interrupt process routine by writing “1” to the DMAC
Channel x (x = 0,1) Enable Bit (DxCEN).
The timing charts for a burst transfer caused by a hardware-re-
lated transfer request are shown in Figure 33.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37700E2AFS | 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC80 |
| M37700E2AXXXFP | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| M37701E2-XXXSP | 16-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M37702E4EXXXFP | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| M37702M2BXXXFP | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37643F8M8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37643M8E8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37643M8M8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M3764A-12 | 制造商:OK International 功能描述: |
| M3765 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HORN/SIREN WITH SOFT CHIRP 6 ALARM SOUNDS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。