參數資料
型號: M37643F8HP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80
文件頁數: 56/123頁
文件大?。?/td> 1292K
代理商: M37643F8HP
Rev.2.00
Aug 28, 2006
page 36 of 119
7643 Group
REJ03B0054-0200
Fig. 29 DMACx (x = 0, 1) block diagram
DMAC
The 7643 group is equipped with 2 channels of DMAC (direct
memory access controller) which enable high speed data transfer
from a memory to a memory without use of the CPU.
The DMAC initiates the data transfer with an interrupt factor speci-
fied by the DMAC channel x (x = 0, 1) hardware transfer request
source bit (DxHR), or with a software trigger.
The DxTMS [DMA Channel x (x = 0, 1) Transfer Mode Selection
Bit] selects one of two transfer modes; cycle steal mode or burst
transfer mode. In the cycle steal mode, the DMAC transfers one
byte of data for each request. In the burst transfer mode, the
DMAC transfers the number of bytes data specified by the transfer
count register for each request. The count register is a 16-bit
counter; the maximum number of data is 65,536 bytes per one re-
quest.
Figure 29 shows the DMA control block diagram and Figure 30
shows the structure of DMAC related registers.
[DMAC Index and Status Register] DMAIS
The DMAC Index and Status Register consists of various control
bits for the DMAC and its status flags.
The DMA Channel Index Bit (DCI) selects which channel ( 0 or 1)
will be accessed, since the mode registers, source registers, des-
tination registers and transfer count register of both DMAC
channels share the same SFR addresses, respectively.
[DMAC Channel x (x = 0, 1) Mode Registers 1, 2] DMAxM1,
DMAxM2
The 16 bits of DMAC Channel x Mode Registers 1 and 2 control
each operation of DMAC channels 0 and 1.
When the DMAC Channel x (x = 0, 1) Write Bit (DxDWC) is “0”,
data is simultaneously written into each latch and register of the
Source Registers, Destination Register, and Transfer Count Reg-
isters. When this bit is “1”, data is written only into their latches.
When data is read from each register, it must be read from the
higher bytes first, then the lower bytes. When writing data, write to
the lower bytes first, then the higher bytes.
Interrupt:
UART receive, UART transmit,
Serial I/O, INT0
Signal:
EP (endpoint) 1 receive/transmit
EP (endpoint) 2 receive/transmit
EP1OUT FIFO data existing
Interrupt:
INT1, Timer 1
Signal:
EP (endpoint) 1 receive/transmit
EP (endpoint) 2 receive/transmit
EP1OUT FIFO data existing
Case of DMAC
channel 0
Case of DMAC
channel 1
DMAC channel X
Channel X timing
generator
Channel X transfer
source register
Channel X transfer
destination register
Channel X transfer count register
Interrupt
generator
DMACx
interrupt request
Address bus
DxCEN
DxCRR
DxSWT
DxHRS2
DxHRS1
DxHRS0
DxSRCE
DxSRID
DxRLD
DRLDD
DxDRCE
DxDRID
DxRLD
DRLDD
Interrupt disable flag (I flag)
Temporary register
Index status register
DxUF
DxDAUE
Mode 1
register
DxTMS
DTSC
Mode 2
register
Channel X transfer
source latch
Channel X transfer
destination latch
Channel X transfer count latch
DxDWC
Data
bus
Data
DxUF
DxSFI
15
0
15
0
15
0
相關PDF資料
PDF描述
M37700E2AFS 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC80
M37700E2AXXXFP 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80
M37701E2-XXXSP 16-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP64
M37702E4EXXXFP 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80
M37702M2BXXXFP 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80
相關代理商/技術參數
參數描述
M37643F8M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37643M8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37643M8M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M3764A-12 制造商:OK International 功能描述:
M3765 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HORN/SIREN WITH SOFT CHIRP 6 ALARM SOUNDS