
56
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
[USB Endpoint x (x = 0 to 4) IN Max. Packet Size Register]
IN_MAXP
This register specifies the maximum packet size (MAXP) of an
endpoint x IN packet. The value set for endpoint 1 is the number
of transmitted bytes divided by 8, and the value set for endpoints
0, 2, 3, and 4 is the actual number of transmitted bytes. The CPU
can change these values using the SET_DESCRIPTOR com-
mand.
The initial value for endpoints 0, 2, 3 and 4 is 8, and the initial
value for endpoint 1 is 1.
[USB Endpoint x (x = 0 to 4) OUT Max. Packet Size Register]
OUT_MAXP
This register specifies the maximum packet size (MAXP) of an
Endpoint x OUT packet. The value set for endpoint 1 is the num-
ber of received bytes divided by 8, and the value set for endpoints
0, 2, 3, and 4 is the actual number of received bytes. The CPU
can change these values using the SET_DESCRIPTOR com-
mand.
The initial value for endpoints 0, 2, 3, and 4 is 8, and the initial
value for endpoint 1 is 1. When using the endpoint 0, both USB
endpoint x IN max. packet size register (IN _MAXP) and USB end-
point x OUT max. packet size register (OUT_MAXP) are set to the
same value. Changing one register
’
s value effectively changes the
value of the other register as well.
T
M
M
“
n
h
A
A
”
e
m
P
P
s
a
=
=
a
x
i
n
n
w
m
u
o
m
r
8
e
n
e
p
n
f
o
v
a
d
r
a
c
p
l
u
k
e
o
e
n
e
t
n
d
i
n
s
t
p
t
i
z
o
o
e
0
i
n
t
t
(
2
i
s
M
,
1
A
3
X
,
P
4
)
o
f
e
n
d
p
o
i
n
t
x
I
N
i
s
c
o
n
t
a
i
n
e
d
.
X
X
i
f
i
t
t
i
s
,
r
h
r
e
g
i
s
t
e
r
.
USB endpoint x IN max. packet size register (address 005B
16
)
IN_MAXP
b0
b
7
The maximum packet size (MAXP) of endpoint x OUT is contained.
MAXP = n for endpoints 0, 2, 3, 4
MAXP = n
8 for endpoint 1
“
n
”
is a written value into this register.
USB endpoint x OUT max. packet size register (address 005C
16
)
OUT_MAXP
b
0
b
7
Fig. 49 Structure of USB endpoint x IN max. packet size register
Fig. 50 Structure of USB endpoint x OUT max. packet size register