30
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
Serial I/O Normal Operation
The serial I/O counter is set to
“
7
”
by writing operation to the serial
I/O shift register (address 002A
16
). When the SRDY Output Select
bit is
“
1
”
, the SRDY pin goes
“
L
”
after that writing. On the negative
edge of the transfer clock the SRDY pin returns
“
H
”
and the data
of the first bit is transmitted from the STXD pin. The remaining
data are done from the STXD pin bit by bit on each falling edge of
the transfer clock.
Additionally, the data is latched from the SRXD pin on each rising
edge of the transfer clock and then the contents of the serial I/O
shift register are shifted by one bit.
When the internal system clock is selected as the transfer clock,
the followings occur at counting eight transfer clocks:
The serial I/O counter reaches
“
0
”
The transfer clock halts at
“
H
”
The serial I/O interrupt request bit is set to
“
1
”
The STXD pin goes a high-impedance state after an 8-bit transfer
is completed.
When the external clock is selected as the transfer clock, the fol-
lowings occur at counting eight transfer clocks:
The serial I/O counter reaches
“
0
”
The serial I/O interrupt request bit is set to
“
1
”
In this case, the transfer clock needs to be controlled by the exter-
nal source because the transfer clock does not halt. Additionally,
the STXD pin does not go a high-impedance state after an 8-bit
transfer is completed.
Figure 25 shows serial I/O timing.
Fig. 25 Serial I/O timing
D
1
D
0
D
2
D
3
D
4
D
5
D
6
D
7
First
Last
STXD/SRXD
Synchronizing clock
SCLK (CPoL = 1, CPha =1 )
SCLK (CPoL = 0, CPha = 1)
SCLK (CPoL = 1, CPha = 0)
SCLK (CPoL = 0, CPha = 0)
G
Normal mode timing (LSB first)
Transfer clock
Synchronizing clock
Serial I/O shift
register write signal
SRDY signal
Serial I/O output STXD
Serial I/O input SRXD
(Note)
Interrupt request bit is set to
“
1
”
.
Note
: When the internal clock is selected as the transfer clock, the STXD pin goes to a high-impedance state after transfer completion.
G
SPI compatible mode timing
SRDY signal