- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370847 > M37641M8-XXXFP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M37641M8-XXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 38/149頁 |
| 文件大?。?/td> | 1997K |
| 代理商： | M37641M8-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁
38
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
Fig. 31 DMACx (x = 0, 1) block diagram
DMAC
The 7641 group is equipped with 2 channels of DMAC (direct
memory access controller) which enable high speed data transfer
from a memory to a memory without use of the CPU.
The DMAC initiates the data transfer with an interrupt factor speci-
fied by the DMAC channel x (x = 0, 1) hardware transfer request
source bit (DxCEN), or with a software trigger.
The DxTMS [DMA Channel x (x = 0, 1) Transfer Mode Selection
Bit] selects one of two transfer modes; cycle steal mode or burst
transfer mode. In the cycle steal mode, the DMAC transfers one
byte of data for each request. In the burst transfer mode, the
DMAC transfers the number of bytes data specified by the transfer
count register for each request. The count register is a 16-bit
counter; the maximum number of data is 65,536 bytes per one re-
quest.
Figure 31 shows the DMA control block diagram and Figure 32
shows the structure of DMAC related registers.
[DMAC Index and Status Register] DMAIS
The DMAC Index and Status Register consists of various control
bits for the DMAC and its status flags.
The DMA Channel Index Bit (DCI) selects which channel ( 0 or 1)
will be accessed, since the mode registers, source registers, des-
tination registers and transfer count register of both DMAC
channels share the same SFR addresses, respectively.
[DMAC Channel x (x = 0, 1) Mode Registers 1, 2] DMAxM1,
DMAxM2
The 16 bits of DMAC Channel x Mode Registers 1 and 2 control
each operation of DMAC channels 0 and 1.
When the DMAC Channel x (x = 0, 1) Write Bit (DxDWC) is “0”,
data is simultaneously written into each latch and register of the
Source Registers, Destination Register, and Transfer Count Reg-
isters. When this bit is “1”, data is written only into their latches.
When data is read from each register, it must be read from the
higher bytes first, then the lower bytes. When writing data, write to
the lower bytes first, then the higher bytes.
I
U
S
S
O
E
E
E
E
n
t
A
e
i
g
B
P
P
P
P
e
R
r
i
n
E
0
,
(
e
(
e
(
e
1
O
r
r
T
l
a
u
1
I
l
:
n
n
n
U
p
/
O
t
:
r
e
c
e
I
N
i
v
T
0
,
e
,
U
T
A
i
m
R
e
T
r
1
Y
t
,
r
a
C
n
N
s
T
m
R
1
i
t
,
a
,
I
d
d
d
B
p
p
p
T
F
0
o
o
o
F
(
t
t
t
F
d
)
)
)
O
a
1
2
3
t
d
a
r
r
r
)
e
e
e
a
,
c
c
c
t
a
i
i
i
n
n
n
I
e
e
e
i
i
i
e
v
v
v
e
e
e
x
/
/
/
s
t
t
t
t
r
r
r
i
a
a
a
n
n
n
n
g
s
s
s
m
m
m
i
i
i
t
t
t
i
I
U
S
C
S
O
E
E
E
E
n
t
A
e
N
i
g
B
P
P
P
P
e
R
r
i
T
n
E
1
,
(
e
(
e
(
e
1
O
r
r
T
l
R
0
a
u
2
I
p
/
O
t
:
r
e
c
e
I
N
i
v
T
1
,
e
,
U
T
A
i
m
R
e
T
r
2
1
,
t
r
T
a
n
i
m
s
m
e
i
t
X
,
a
,
r
,
l
:
n
n
n
U
I
d
d
d
B
p
p
p
T
F
1
o
o
o
F
(
t
t
t
F
d
)
)
)
O
a
1
2
4
t
d
a
r
r
r
)
e
e
e
a
,
c
c
c
t
a
i
i
i
n
n
n
I
e
e
e
i
i
i
e
v
v
v
e
e
e
x
/
/
/
s
t
t
t
t
r
r
r
i
a
a
a
n
n
n
n
g
s
s
s
m
m
m
i
i
i
t
t
t
i
Case of DMAC
channel 0
Case of DMAC
channel 1
D
M
A
C
c
h
a
n
n
e
l
X
Channel X timing
generator
Channel X transfer
source register
Channel X transfer
destination register
DxDRCE
DxDRID
DxRLD
DRLDD
Ch
a
n
n
e
l
X
t
r
a
n
s
f
e
r
c
o
u
n
t
r
e
g
i
s
t
e
r
I
n
e
t
n
e
e
r
r
r
u
a
p
t
o
t
g
r
D
i
n
M
t
e
A
r
C
r
u
x
p
t
r
e
q
u
e
s
t
Address bus
D
D
D
D
D
D
D
D
x
x
x
x
x
x
x
x
C
C
U
S
H
H
H
H
E
R
M
W
R
R
R
R
N
R
I
T
S
S
S
S
E
3
2
1
0
DxSRCE
DxSRID
DxRLD
D
R
L
D
D
I
n
t
e
r
r
u
p
t
d
i
s
a
b
l
e
f
l
a
g
(
I
f
l
a
g
)
T
e
m
p
o
r
a
r
y
r
e
g
i
s
t
e
r
I
n
d
e
x
s
t
a
t
u
s
r
e
g
i
s
t
e
r
D
x
U
F
D
x
D
A
U
E
M
r
e
o
g
d
i
s
e
t
e
1
r
D
x
T
M
S
D
T
S
C
Mode 2
register
Ch
a
s
n
o
n
u
e
r
l
c
X
e
l
t
a
r
a
t
c
n
h
s
f
e
r
Channel X transfer
destination latch
15
Channel X transfer count latch
D
x
D
W
C
D
x
D
W
C
D
x
D
W
C
Data bus
D
a
t
a
b
u
s
D
D
x
x
U
S
F
F
I
1
5
0
0
1
5
0
相關PDF資料 |
PDF描述 |
|---|---|
| M37641M8 | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641M8-100FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641M8-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M37641M8-XXXHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M376420RS | 制造商:OKI 功能描述:3764-20 NOTES |
| M3764-20RS | 制造商:OKI 功能描述:3764-20 NOTES 制造商: 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP 制造商:OK International 功能描述:Dynamic RAM, Page Mode, 64K x 1, 16 Pin, Plastic, DIP |
| M3-7643A-S | 制造商:Harris Corporation 功能描述: |
| M37643F8E8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。