42
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
(2) Burst Transfer Mode
When the DMAC Channel x Transfer Mode Selection Bit (DxTMS)
is set to
“
1
”
, the respective DMAC channel operates in the burst
transfer mode.
In the burst transfer mode, the DMAC continually transfers the
number of bytes of data specified by the Transfer Count Register
for one transfer request. Other than this, the burst transfer mode
operation is the same as the cycle steal mode operation.
Priority
The DMAC places a higher priority on Channel-0 transfer requests
than on Channel-1 transfer requests.
If a Channel-0 transfer request occurs during a Channel-1 burst
transfer operation, the DMAC completes the next transfer source
and destination read/write operation first, and then starts the
Channel-0 transfer operation. As soon as the Channel-0 transfer is
completed, the DMAC resumes the Channel-1 transfer operation.
When an interrupt request occurs during any DMA operation, the
transfer operation is suspended and the interrupt process routine
is initiated. During the interrupt operation, the DMAC automatically
sets the corresponding DMAC Channel x (x = 0, 1) Flag to
“
1
”
. As
soon as the CPU completes the interrupt operation, the DMAC
clears the flag to
“
0
”
and resumes the original operation from the
point where it was suspended.
The suspended transfer due to the interrupt can also be resumed
during its interrupt process routine by writing
“
1
”
to the DMAC
Channel x (x = 0,1) Enable Bit (DxCEN).
The timing charts for a burst transfer caused by a hardware-re-
lated transfer request are shown in Figure 35.
Fig. 35 Timing chart for burst transfer caused by hardware-related transfer request
A5
AD
L
1
85
PC + 2
AD
L
1, 00
PC + 1
PC
P
C
+
3
L
D
A
$
z
z
S
i
T
r
s
A
t
c
$
y
z
c
z
l
(
F
e
)
STA $zz
(Second cycle)
φ
O
U
T
SYNC
OUT
R
D
WR
D
P
e
r
(
“
L
u
e
s
f
e
c
e
M
o
r
r
e
”
s
t
s
a
r
r
s
a
A
O
t
P
q
u
a
c
s
o
m
p
e
q
m
p
U
T
(
3
3
)
e
s
v
e
u
r
c
l
i
n
u
e
l
i
n
Address
D
a
t
a
T
o
e
r
a
r
r
e
n
c
s
f
t
)
e
g
s
g
s
f
u
r
e
q
t
i
T
r
a
n
s
R
e
s
e
t
o
f
s
t
r
o
a
u
n
r
t
DMA transfer
Data
D
t
i
M
o
A
d
d
e
d
s
.
t
1
i
n
a
-
n
a
D
M
A
a
s
o
.
u
1
r
c
e
d
D
t
i
M
o
A
d
d
e
d
s
.
t
2
i
n
a
-
n
a
D
M
A
a
s
d
o
.
u
2
r
c
e
d
D
d
M
t
a
A
a
1
D
d
M
t
a
A
a
1
D
d
M
t
a
A
a
2
DMA
data 2
A
D
L
2