- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69014 > M37640M8-XXXFP 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37640M8-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 65/96頁 |
| 文件大小： | 1477K |
| 代理商： | M37640M8-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
68
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
1.23 DIRECT MEMORY ACCESS CONTROLLER
This device contains a two-channel Direct Memory
Access Controller (DMAC). Each channel performs
fast data transfers between any two locations in the
memory map initiated by specific peripheral events or
software triggers.
The main features of the DMAC are as follows:
Two independent channels
Single-byte and burst transfer modes
16-bit source and destination address registers
(for a 64K byte address space)
16-bit transfer count registers
(for up to 64K bytes transferred before underflow)
Source/Destination register automatic
increment/decrement and no-change options
Source/Destination/Transfer count register reload on
write or after transfer count register underflow options
Transfer requests from USB (9), MBI (4), external
interrupts (4), UART1 (2), UART2 (2), SIO (1),
TimerX (1), TimerY (1), Timer1 (1), and
software triggers
Closely coupled with USB and MBI for efficient data
transfers
Interrupt generated for each channel when their
respective transfer count register underflows
Fixed channel priority (channel 0 > channel 1)
Two cycles of
F required per byte transferred
Each channel of the DMAC is made up of the following:
16-bit source and destination registers
A 16-bit transfer count register
Two mode registers
Status flags contained in a status register shared by
the two channels
Control and timing logic
The 16-bit source and destination registers allow ac-
cesses to any two locations in the 64K byte memory
area. The 16-bit transfer count register decrements by
one for each transfer performed and causes an interrupt
and flag to be set when it underflows. The mode regis-
ters control the configuration and operation of the DMAC
channel associated with the registers. A block diagram
of the DMAC is shown in Figure 1.81.
The SFR addresses for the two mode, source, destina-
tion, and transfer count registers of a channel are the
same for each channel. The accessible channel regis-
ters are is determined by the value of the DMAC
Channel Index Bit (DCI) (bit 7 of the DMAC Index and
Status Register (DMAIS). When this bit is a “0”, channel
0 registers are accessible, and when this bit is a “1”,
channel 1 registers are accessible.
The configuration of DMAIS and the mode registers are
shown in Figures 1.82, 1.83, 1.84, and 1.85.
Sample timing diagrams are shown in Figures 1.86,
1.87, and 1.88, for a single-byte transfer initiated by a
hardware source, a single-byte transfer initiated by the
software trigger, and a burst transfer initiated by a hard-
ware source, respectively.
0
15
Mode Reg 1
Mode Reg 2
Temp Reg
Ch 0 Count Latch
Data Bus
Ch 0 Timing Generator
Address Bus
Interrupts: UART1 Rx & Tx, SIO, ExtInt0,
(D0CEN; D0CRR;
(D0SRCE,
D0SRID,
(D0DRCE.
D0DRID,
DMAC Ch 0
(D0DWC)
0
15
INT Detect, I-flag
Ch 0 Destination Latch
Ch 0 Destination Reg
0
15
Ch 0 Source Latch
Ch 0 Source Reg
(D0TMS)
D0UMIE; D0SWT;
D0HRS3,2,1,0)
(D0UF)
Interrupt
DMAC Channel 0
DMAC Channel 1
Index &
Data Bus
Status Reg
Signals: OBE0, IBF0(data), EP1, EP2,
EP3 OUT_PKT_RDY or
INT Detect, I-flag
Interrupts: UART2 Rx & Tx, ExtInt1,
Signals: OBE1, IBF1(data), EP1, EP2,
Timer1, TimerX, CNTR0
EP4 OUT_PKT_RDY or
(D0UF,
D0SFI)
(D1UF, D1SFI)
Ch 0 Count Reg
TimerY, CNTR1
EP1 OUT_FIFO_NOT_EMPTY
EP OUT_FIFO_NOT_EMPTY
D0RLD)
(D0DAUE)
Int
Gen
(DTSC)
(DRLDD)
IN_PKT_RDY,
Fig. 1.81. DMAC Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37640E8FP | 8-BIT, OTPROM, 24 MHz, MICROCONTROLLER, PQFP80 |
| M37643M8-XXXHP | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37643F8HP | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37700E2AFS | 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC80 |
| M37700E2AXXXFP | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37641F8E8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8FP#U0 | 功能描述:IC 740 MCU FLASH 32K 80QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/7600 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB（20K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| M37641F8HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37641F8HP#U0 | 功能描述:IC 740 MCU FLASH 32K 80LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/7600 產(chǎn)品培訓(xùn)模塊:Graphics LCD System and PIC24 Interface Asynchronous Stimulus 標(biāo)準(zhǔn)包裝:27 系列:PIC® 24H 核心處理器:PIC 芯體尺寸:16-位 速度:40 MIP 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:12KB（4K x 24） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x10b/12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 包裝:管件 產(chǎn)品目錄頁面:648 (CN2011-ZH PDF) 配用:AC164339-ND - MODULE SKT FOR PM3 28SOICDV164033-ND - KIT START EXPLORER 16 MPLAB ICD2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。