參數(shù)資料
型號(hào): M37640M8-XXXFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
封裝: 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80
文件頁(yè)數(shù): 59/96頁(yè)
文件大?。?/td> 1477K
代理商: M37640M8-XXXFP
62
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
The USB Endpoint x OUT CSR (Control & Status
Register), shown in Figure 1.65, contains control and
status information of the respective OUT endpoint 1-
4. The USB Endpoint Index Register selects the
specific endpoint.
OUTXCSR0 (OUT_PKT_RDY): The USB FCU sets
this bit to a “1” after it successfully receives a packet
of data from the host. This bit is cleared by the CPU
or by the USB FCU after a packet of data has been
unloaded from the FIFO (See section 1.21.3.2 for de-
tails).
OUTXCSR1 (OVER_RUN): This bit is used in ISO
mode only to indicate to the CPU that a FIFO overrun
has occurred. The USB FCU sets this bit to a “1” at
the beginning of an OUT token if the OUTXCSR0
(OUT_PKT_RDY) bit is not cleared. Setting this bit
will cause the INST12 bit of the Interrupt Status Reg-
ister 2 to set. The CPU writes a “0” to clear this bit.
OUTXCSR2 (SEND_STALL): The CPU writes a “1”
to this bit when the endpoint is stalled (receiver halt).
The USB FCU returns a STALL handshake while this
bit is set. The CPU writes a “0” to clear this bit.
OUTXCSR3 (ISO/TOGGLE_INIT): When the end-
point is used for isochronous data transfer, the CPU
sets this bit to a “1” for the entire duration of the iso-
chronous transfer. With the ISO bit set to a “1”, the
device accepts either DATA0 or DATA1 for the PID
sent by the host.
When the endpoint is required to initialize the data
toggle sequence bit (reset to DATA0 for the next data
packet), the CPU sets this bit to a “1” and then resets
it to a “0” to initialize the respective endpoint’s data
toggle.
As with any other method to initialize the data toggle,
this set/reset of the TOGGLE_INIT bit method as-
sumes that there is no active OUT transaction to the
respective endpoint on the bus at the time the initial-
ization process is ongoing. Set/reset of the
TOGGLE_INIT bit is performed only when an end-
point experiences a configuration event.
OUTXCSR4 (FORCE_STALL): The USB FCU sets
this bit to a “1” if the host sends out a larger data
packet than the MAXP size. The USB FCU returns a
STALL handshake while this bit is set. The CPU
writes a “0” to clear this bit.
OUTXCSR5 (DATA_ERR): The USB FCU sets this
bit to a “1” to indicate the reception of a CRC error or
a bit stuffing error in an ISO packet. The CPU writes a
“0” to clear this bit.
OUTXCSR6 (FLUSH): The CPU writes a “1” to flush
the OUT FIFO. If there is one packet in the OUT
FIFO, a flush will cause the OUT FIFO to be empty. If
there are two packets in the OUT FIFO, a flush will
cause the older packet to be flushed out from the
OUT FIFO. Setting the OUTXCSR6 (FLUSH) bit dur-
ing reception could produce unpredictable results.
OUTXCSR7 (AUTO_CLR): If the CPU sets this bit to
a “1”, the OUT_PKT_RDY bit is cleared automatically
by the USB FCU after the number of bytes of data
equal to the maximum packet size (MAXP) is un-
loaded from the OUT FIFO (see section 1.21.3.2 for
details).
Fig. 1.65. USB Endpoint x OUT CSR (OUT_CSR)
OUTXCSR7
OUTXCSR5
OUTXCSR4
OUTXCSR3
OUTXCSR2
OUTXCSR1
OUTXCSR0
MSB
7
LSB
0
OUTXCSR6
Address: 005A
16
Access: R/W
Reset: 00
16
OUTXCSR0
OUT_PKT_RDY Flag (bit 0) (Write "0" onlyor Read)
0: Out packet is not ready
1: Out packet is ready
OUTXCSR1
OVER_RUN Flag (bit 1) (Write "0" only or Read)
0: No FIFO overrun
1: FIFO overrun occurred
OUTXCSR2
SEND_Stall Bit (bit 2)
0: No action
1: Stall OUT Endpoint X by the CPU
OUTXCSR3
ISO/TOGGLE_INIT Bit (bit 3)
0: Select non-isochronous transfer (0->1->0) reset data toggle to DATA0)
1: Select isochronous transfer
OUTXCSR4
FORCE_STALL Flag (bit 4) (Write "0" only or Read)
0: No action
1: Stall Endpoint X by the USB FCU
OUTXCSR5
DATA_ERR Flag (bit 5) (Write "0" only or Read)
0: No error
1: CRC or bit stuffing error received in an ISO packet
OUTXCSR6
FLUSH Bit (bit 6) (Write Only - Read "0")
0: No action
1: Flush the FIFO
OUTXCSR7
AUTO_CLR Bit (bit 7)
1: AUTO_CLR disabled
0: AUTO_CLR enabled
相關(guān)PDF資料
PDF描述
M37640E8FP 8-BIT, OTPROM, 24 MHz, MICROCONTROLLER, PQFP80
M37643M8-XXXHP 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80
M37643F8HP 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80
M37700E2AFS 16-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC80
M37700E2AXXXFP 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37641F8E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8FP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8FP#U0 功能描述:IC 740 MCU FLASH 32K 80QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/7600 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN,SCI,SPI 外圍設(shè)備:POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB(20K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
M37641F8HP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37641F8HP#U0 功能描述:IC 740 MCU FLASH 32K 80LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/7600 產(chǎn)品培訓(xùn)模塊:Graphics LCD System and PIC24 Interface Asynchronous Stimulus 標(biāo)準(zhǔn)包裝:27 系列:PIC® 24H 核心處理器:PIC 芯體尺寸:16-位 速度:40 MIP 連通性:I²C,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:12KB(4K x 24) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x10b/12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 包裝:管件 產(chǎn)品目錄頁(yè)面:648 (CN2011-ZH PDF) 配用:AC164339-ND - MODULE SKT FOR PM3 28SOICDV164033-ND - KIT START EXPLORER 16 MPLAB ICD2