SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7560 Group
38
LCD DRIVE CONTROL CIRCUIT
The 7560 group has the built-in Liquid Crystal Display (LCD) drive
control circuit consisting of the following.
LCD display RAM
Segment output enable register
LCD mode register
Voltage multiplier
Selector
Timing controller
Common driver
Segment driver
Bias control circuit
A maximum of 40 segment output pins and 4 common output pins
can be used.
Up to 160 pixels can be controlled for LCD display. When the LCD
Fig. 39 Structure of segment output enable register and LCD mode register
enable bit is set to
“
1
”
after data is set in the LCD mode register,
the segment output enable register and the LCD display RAM, the
LCD drive control circuit starts reading the display data automati-
cally, performs the bias control and the duty ratio control, and dis-
plays the data on the LCD panel.
Table 9. Maximum number of display pixels at each duty ratio
Duty ratio
Maximum number of display pixel
80 dots
or 8 segment LCD 10 digits
120 dots
or 8 segment LCD 15 digits
160 dots
or 8 segment LCD 20 digits
2
3
4
S
S
S
S
S
S
L
N
(
D
e
g
0
1
g
0
1
g
0
1
g
0
1
g
0
1
g
0
1
D
0
1
o
t
o
m
:
:
m
:
:
m
:
:
m
:
:
m
:
:
m
:
:
:
:
u
n
e
O
S
e
O
S
e
I
/
S
e
I
/
S
e
I
/
S
e
I
/
S
o
D
E
s
o
n
u
e
n
u
e
n
O
e
n
O
e
n
O
e
n
O
e
u
i
n
e
t
t
t
g
t
t
g
t
g
t
g
t
g
t
g
p
s
a
d
w
p
m
o
p
m
o
p
m
o
p
m
o
p
m
o
p
m
u
a
b
b
(
r
o
u
u
t
p
p
n
p
p
e
n
u
t
o
r
e
u
t
o
r
e
u
t
o
r
e
u
t
o
r
e
t
e
l
e
l
e
r
e
i
t
e
u
o
t
u
o
t
u
t
u
t
u
P
t
u
s
n
t
n
d
d
t
u
“
t
r
o
t
r
o
t
P
o
t
P
o
t
1
0
o
t
P
o
a
b
e
t
s
u
e
t
s
u
e
0
0
–
u
t
e
n
0
6
,
u
t
e
n
n
t
n
t
n
a
P
p
a
P
p
a
b
3
0
–
u
t
b
l
3
6
,
u
t
b
l
P
0
5
p
u
t
a
b
P
0
7
p
u
t
a
b
l
e
P
E
b
P
S
E
e
b
i
3
5
G
1
i
t
3
7
G
2
b
i
t
t
0
t
e
S
e
8
–
1
S
E
G
2
3
e
e
e
e
e
C
u
u
t
t
4
,
S
E
G
2
5
p
t
s
n
p
t
s
n
p
t
n
p
t
2
l
S
e
E
b
G
2
i
t
6
–
3
S
E
G
3
1
l
S
e
E
b
G
3
i
t
2
,
S
E
G
3
3
4
u
e
1
1
–
u
t
l
e
t
n
p
u
a
P
p
u
b
t
l
1
5
t
i
t
S
e
E
b
G
3
i
t
4
b
5
S
E
G
3
5
–
S
E
G
3
9
t
r
1
n
”
“
t
0
o
”
h
w
h
s
e
b
n
i
)
r
e
a
d
)
t
i
t
Segment output enable register
(SEG : address 0038
16
)
b7
b0
L
(
C
L
D
:
m
a
o
d
d
d
e
r
r
s
e
s
g
i
0
s
t
e
3
r
9
1
M
e
0
6
)
D
0
0
1
1
B
L
V
L
0
0
1
1
L
u
t
s
:
:
D
:
:
o
l
0
1
C
D
0
1
0
1
C
D
0
1
y
:
:
:
:
r
N
2
3
4
c
1
1
e
L
L
t
a
:
V
:
V
:
:
:
:
C
:
:
a
o
d
d
d
o
/
3
/
2
n
C
C
g
e
o
o
c
i
C
2
4
8
K
f
(
X
C
f
(
X
I
t
i
t
u
u
u
n
b
b
a
D
D
m
l
t
a
l
t
a
r
c
l
o
c
d
i
d
i
d
i
c
o
s
s
y
y
y
o
a
i
a
b
l
O
O
u
g
g
u
i
k
v
i
v
i
v
i
o
I
N
)
e
e
(
(
(
l
s
s
e
F
N
l
e
e
t
i
s
i
s
i
s
i
u
N
)
/
8
l
d
u
u
u
b
e
c
t
i
o
n
b
i
t
s
0
1
0
1
i
a
0
1
C
0
1
u
t
t
t
t
r
i
s
s
s
i
t
e
e
e
C
C
C
O
O
O
M
0
,
M
0
–
M
0
–
C
C
C
O
O
O
M
1
)
M
2
)
M
3
)
b
F
i
t
t
d
n
o
o
o
n
/
3
1
i
m
m
i
v
p
n
n
n
t
2
9
p
l
i
u
u
i
d
u
o
o
o
s
e
l
l
r
t
t
e
p
i
p
r
c
o
l
i
l
i
d
n
t
i
r
d
e
s
o
l
s
n
i
o
b
a
a
n
i
b
b
t
i
e
e
i
r
r
v
i
l
e
r
a
e
l
t
i
o
s
e
l
e
c
t
i
o
n
b
i
t
s
t
f
f
f
u
C
C
C
r
l
l
l
o
o
o
e
c
c
c
k
k
k
s
e
i
i
i
n
n
n
l
e
p
p
p
c
u
u
u
t
t
t
t
o
o
c
i
n
b
i
t
(
N
o
t
e
)
2
(
f
(
X
C
I
N
)
/
8
1
9
2
i
n
l
o
w
-
s
p
e
e
d
m
o
d
e
)
N
o
t
e
:
L
C
D
C
K
i
s
a
c
l
o
c
k
f
o
r
a
L
C
D
t
i
m
i
n
g
c
o
n
t
r
o
l
l
e
r
.
b
7
b
0