參數(shù)資料
型號(hào)： M37544
廠商： Renesas Technology Corp.
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁數(shù)： 63/68頁
文件大?。?/td> 579K
代理商： M37544
7544 Group
Rev.1.04 2004.06.08 page 63 of 66
REJ03B0012-0104Z
3. Notes common to clock synchronous serial I/O and UART
(1) Set the serial I/O control register again after the transmission
and the reception circuits are reset by clearing both the trans-
mit enable bit and the receive enable bit to “0.”
Fig. 7 Sequence of setting serial I/O control register again
Clear both the transmit enable bit (TE)
and the receive enable bit (RE) to “0”
Set the bits 0 to 3 and bit 6 of the
serial I/O control register
Set both the transmit enable bit (TE)
and the receive enable bit (RE), or
one of them to “1”
Notes on Serial I/O
1. Clock synchronous serial I/O
(1) When the transmit operation is stopped, clear the serial I/O en-
able bit (bit 7) and the transmit enable bit (bit 4 of serial I/O
control register (address 1A
16
)) to “0” (serial I/O and transmit
disabled).
<Reason>
Since transmission is not stopped and the transmission circuit is
not initialized even if only the serial I/O enable bit is cleared to “0”
(serial I/O disabled), the internal transmission is running (in this
case, since pins TxD, RxD, S
CLK
, and S
RDY
function as I/O ports,
the transmission data is not output). When data is written to the
transmit buffer register in this state, data starts to be shifted to the
transmit shift register. When the serial I/O enable bit is set to “1” at
this time, the data during internally shifting is output to the TxD pin
and an operation failure occurs.
(2) When the receive operation is stopped, clear the receive en-
able bit (bit 5) to “0” (receive disabled), or clear the serial I/O
enable bit (bit 7 of serial I/O control register (address 1A
16
)) to
“0” (serial I/O disabled).
(3) When the transmit/receive operation is stopped, clear both the
transmit enable bit and receive enable bit to “0” (transmit and
receive disabled) simultaneously. (any one of data transmis-
sion and reception cannot be stopped.)
<Reason>
In the clock synchronous serial I/O mode, the same clock is used
for transmission and reception.
If any one of transmission and reception is disabled, a bit error oc-
curs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also oper-
ates for data reception. Accordingly, the transmission circuit does
not stop by clearing only the transmit enable bit to “0” (transmit
disabled). Also, the transmission circuit cannot be initialized even
if the serial I/O enable bit is cleared to “0” (serial I/O disabled)
(same as (1)).
(4) When signals are output from the S
RDY
pin on the reception
side by using an external clock, set all of the receive enable bit
(bit 5), the S
RDY
output enable bit (bit 2 of serial I/O control
register (address 1A
16
)), and the transmit enable bit to “1”.
(5) When the S
RDY
signal input is used, set the using pin to the in-
put mode before data is written to the transmit/receive buffer
register.
2. UART
When the transmit operation is stopped, clear the transmit enable
bit to “0” (transmit disabled).
<Reason>
Same as (1) shown on the above “1. Clock synchronous serial I/
O“.
When the receive operation is stopped, clear the receive enable
bit to “0” (receive disabled).
When the transmit/receive operation is stopped, clear the transmit
enable bit to “0” (transmit disabled) and receive enable bit to “0”
(receive disabled).
(2) The transmit shift completion flag (bit 2 of serial I/O status reg-
ister (address 19
16
)) changes from “1” to “0” with a delay of
0.5 to 1.5 shift clocks. When data transmission is controlled
with referring to the flag after writing the data to the transmit
buffer register, note the delay.
(3) When data transmission is executed at the state that an exter-
nal clock input is selected as the synchronous clock, set “1” to
the transmit enable bit while the S
CLK
is “H” state. Also, write
to the transmit buffer register while the S
CLK
is “H” state.
(4) When the transmit interrupt is used, set as the following se-
quence.
Serial I/O transmit interrupt enable bit is set to “0” (disabled).
Serial I/O transmit enable bit is set to “1”.
Serial I/O transmit interrupt request bit (bit 1 of interrupt request
register 1 (address 3C
16
)) is set to “0” after 1 or more instruc-
tions have been executed.
Serial I/O transmit interrupt enable bit (bit 1 of interrupt control
register 1 (address 3E
16
)) is set to “1” (enabled).
<Reason>
When the transmit enable bit is set to “1”, the transmit buffer
empty flag (bit 0) and transmit shift completion flag (bit 2 of serial
I/O status register (address 19
16
)) are set to “1”.
Accordingly, even if the timing when any of the above flags is set
to “1” is selected for the transmit interrupt source, interrupt request
occurs and the transmit interrupt request bit is set.
(5) Write to the baud rate generator (BRG) while the transmit/re-
ceive operation is stopped.
Can be set
with the
LDM
instruction at
the same time
相關(guān)PDF資料
PDF描述
M37548G1FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37549G1FP 32K x 8 Static RAM; Density: 256 Kb; Organization: 32Kb x 8; Vcc (V): 4.5 to 5.5 V;
M38030F2L-XXXWG SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38122E7-XXXFS SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38232GC-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37544G2AGP 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT 740 CISC 8KB ROM 5V 32LQFP - Trays
M37544G2AGP#U0 功能描述:IC 740 MCU OTP 8K 32LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction AVR® UC3 Introduction 標(biāo)準(zhǔn)包裝:2,500 系列:AVR®32 UC3 B 核心處理器:AVR 芯體尺寸:32-位 速度:60MHz 連通性:I²C，IrDA，SPI，SSC，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):28 程序存儲(chǔ)器容量:128KB（128K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.65 V ~ 1.95 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TQFP 包裝:帶卷 (TR) 配用:ATSTK600-TQFP48-ND - STK600 SOCKET/ADAPTER 48-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1101-ND - KIT DEV/EVAL FOR AVR32 AT32UC3B 其它名稱:AT32UC3B1128-AUR-NDAT32UC3B1128-AURTR
M37544G2ASP#U0 功能描述:MCU 2/5V 8K 32-SDIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR)
M37544G2GP 功能描述:IC 740 MCU OTP 8K 32LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB（96K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
M37544G2HP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*