- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69013 > M37517F8HP 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | M37517F8HP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 25/100頁 |
| 文件大?。?/td> | 899K |
| 代理商： | M37517F8HP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
Rev.1.01
Aug 02, 2004
page 28 of 96
7517 Group
Fig. 29 Interrupt request signal generating timing
Fig. 28 Structure of I2C status register
Bit 6: Communication mode specification bit (transfer direc-
tion specification bit: TRX)
This bit decides a direction of transfer for data communication.
When this bit is “0”, the reception mode is selected and the data of
a transmitting device is received. When the bit is “1”, the transmis-
sion mode is selected and address data and control data are
output onto the SDA in synchronization with the clock generated
on the SCL.
This bit is set/reset by software and hardware. About set/reset by
hardware is described below. This bit is set to “1” by hardware
when all the following conditions are satisfied:
When ALS is “0”
In the slave reception mode or the slave transmission mode
When the R/W bit reception is “1”
This bit is set to “0” in one of the following conditions:
When arbitration lost is detected.
When a STOP condition is detected.
When writing “1” to this bit by software is invalid by the START
condition duplication preventing function (Note).
With MST = “0” and when a START condition is detected.
With MST = “0” and when ACK non-return is detected.
At reset
Bit 7: Communication mode specification bit (master/slave
specification bit: MST)
This bit is used for master/slave specification for data communica-
tion. When this bit is “0”, the slave is specified, so that a START
condition and a STOP condition generated by the master are re-
ceived, and data communication is performed in synchronization
with the clock generated by the master. When this bit is “1”, the
master is specified and a START condition and a STOP condition
are generated. Additionally, the clocks required for data communi-
cation are generated on the SCL.
This bit is set to “0” in one of the following conditions.
Immediately after completion of 1-byte data transfer when arbi-
tration lost is detected
When a STOP condition is detected.
Writing “1” to this bit by software is invalid by the START condi-
tion duplication preventing function (Note).
At reset
Note: START condition duplication preventing function
The MST, TRX, and BB bits is set to “1” at the same time after con-
firming that the BB flag is “0” in the procedure of a START condition
occurrence. However, when a START condition by another master
device occurs and the BB flag is set to “1” immediately after the con-
tents of the BB flag is confirmed, the START condition duplication
preventing function makes the writing to the MST and TRX bits in-
valid. The duplication preventing function becomes valid from the
rising of the BB flag to reception completion of slave address.
b7
MST
b0
I2C status register
(S1 : address 002D16)
Last receive bit (Note)
0 : Last bit = “0”
1 : Last bit = “1”
General call detecting flag
(Note)
0 : No general call detected
1 : General call detected
Slave address comparison flag
(Note)
0 : Address disagreement
1 : Address agreement
Arbitration lost detecting flag
(Note)
0 : Not detected
1 : Detected
SCL pin low hold bit
0 : SCL pin low hold
1 : SCL pin low release
Bus busy flag
0 : Bus free
1 : Bus busy
Communication mode
specification bits
00 : Slave receive mode
01 : Slave transmit mode
10 : Master receive mode
11 : Master transmit mode
TRX BB PIN
AL AAS AD0 LRB
Note: These bits and flags can be read out, but cannot
be written.
Write “0” to these bits at writing.
SCL
PIN
IICIRQ
相關PDF資料 |
PDF描述 |
|---|---|
| M37532RSS | 8-BIT, 6 MHz, MICROCONTROLLER |
| M37544G2GP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| M37544M2-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| M37544M2-XXXSP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| M37544M2-XXXGP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M37530T-PTC | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Converter for Connecting 42-pin 1.778mm-pitch SDIP to a 40-pin Narrow-pitch Connector (for 7531, 7540, 7542 and 7544 Groups) |
| M37530T-PTCB | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Converter for Connecting 40-pin Narrow-pitch Connector to 32-pin 0.8mm-pitch LQFP (for 7531, 7532, 7534, 7540, 7542 and 7544 Groups) |
| M37530T-PTCC | 功能描述:DEV 42-PIN RSS/MCU TO 32-PIN 1.7 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 標準包裝:1 系列:- 附件類型:適配器板 適用于相關產品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M37531E4FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E4FP#U0 | 制造商:Renesas Electronics Corporation 功能描述:MITSUBISHI 8 BIT OTP MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復。