參數(shù)資料
型號: M37281MFH-XXXSP
廠商: Renesas Technology Corp.
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
中文描述: 單芯片8位CMOS微機(jī)隱蔽字幕解碼器和屏幕顯示控制器
文件頁數(shù): 41/172頁
文件大?。?/td> 1319K
代理商: M37281MFH-XXXSP
Rev.1.01 2003.07.16 page 41 of 170
M37281MAH–XXXSP,M37281MFH–XXXSP,M37281MKH–XXXSP, M37281EKSP
8.6.6 START Condition Generation Method
When the ESO bit of the I
2
C control register (address 00F9
16
) is “1,”
execute a write instruction to the I
2
C status register (address 00F8
16
)
to set the MST, TRX and BB bits to “1.” A START condition will then
be generated. After that, the bit counter becomes “000
2
” and an SCL
for 1 byte is output. The START condition generation timing and BB
bit set timing are different in the standard clock mode and the high-
speed clock mode. Refer to Figure 8.6.9 for the START condition
generation timing diagram, and Table 8.6.2 for the START condition/
STOP condition generation timing table.
Fig. 8.6.9 START Condition Generation Timing Diagram
I
2
C status register
write signal
Set time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
Setup
time
8.6.7 STOP Condition Generation Method
When the ESO bit of the I
2
C control register (address 00F9
16
) is “1,”
execute a write instruction to the I
2
C status register (address 00F8
16
)
for setting the MST bit and the TRX bit to “1” and the BB bit to “0”. A
STOP condition will then be generated. The STOP condition genera-
tion timing and the BB flag reset timing are different in the standard
clock mode and the high-speed clock mode. Refer to Figure 8.6.10
for the STOP condition generation timing diagram, and Table 8.6.2
for the START condition/STOP condition generation timing table.
Fig. 8.6.10 STOP Condition Generation Timing Diagram
Table 8.6.2 START Condition/STOP Condition Generation Tim-
ing Table
Item
Setup time
Hold time
Set/reset time
for BB flag
Note:
Absolute time at
φ
= 4 MHz. The value in parentheses denotes the
number of
φ
cycles.
Standard Clock Mode
4.25
μ
s (17 cycles)
5.0
μ
s (20 cycles)
3.0
μ
s (12 cycles)
High-speed Clock Mode
1.75
μ
s (7 cycles)
2.5
μ
s (10 cycles)
1.5
μ
s (6 cycles)
I
2
C status register
write signal
Reset time for
BB flag
Hold time
Setup
time
SCL
SDA
BB flag
相關(guān)PDF資料
PDF描述
M37281MKH-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37534E4GP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37534E4FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37544 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37548G1FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37281MKH-XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M372899234 制造商:ITW Switches 功能描述:IN-RUSH
M372F3200DJ3-C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32M x 72 DRAM DIMM with ECC Using 16Mx4, 4K & 8K Refresh, 3.3V
M372F3280DJ3-C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32M x 72 DRAM DIMM with ECC Using 16Mx4, 4K & 8K Refresh, 3.3V
M3731 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4 SIRENS & MACHINE GUN 2 LEDS BLINKING