參數(shù)資料
型號(hào): M34552G8FP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48
封裝: 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48
文件頁(yè)數(shù): 3/143頁(yè)
文件大?。?/td> 0K
代理商: M34552G8FP
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
8: REGISTERS
1-88
EPSON
S1D13505F00A HARDWARE FUNCTIONAL
SPECIFICATION (X23A-A-001-12)
REG[10h] bits 7–0
Screen 1 Start Address Bits [19:0]
REG[11h] bits 7–0
These registers form the 20-bit address for the starting word of the Screen
1 image in the display buffer.
REG[12h] bits 3–0
Note that this is a word address. A combination of this register and the Pixel Panning reg-
ister (REG[18h]) can be used to uniquely identify the start (top left) pixel within the
Screen 1 image stored in the display buffer.
See Section 10, “Display Conguration” for details.
REG[13h] bits 7–0
Screen 2 Start Address Bits [19:0]
REG[14h] bits 7–0
These registers form the 20-bit address for the starting word of the Screen
2 image in the display buffer.
REG[15h] bits 3–0
Note that this is a word address.
A combination of this register and the Pixel Panning register (REG[18h]) can be used to
uniquely identify the start (top left) pixel within the Screen 2 image stored in the display
buffer.
See Section 10, “Display Conguration” for details.
REG[16h] bits 7–0
Memory Address Offset Bits [10:0]
REG[17h] bits 2–0
These bits form the 11-bit address offset from the starting word of line n to
the starting word of line n+1. This value is applied to both Screen 1 and
Screen 2.
Note that this value is in words.
A virtual image can be formed by setting this register to a value greater than the width of
the display. The displayed image is a window into the larger virtual image.
See Section 10, “Display Conguration” for details.
Screen 2 Display Start Address Register 0
REG[13h]
RW
Start Address
Bit 7
Start Address
Bit 6
Start Address
Bit 5
Start Address
Bit 4
Start Address
Bit 3
Start Address
Bit 2
Start Address
Bit 1
Start Address
Bit 0
Screen 2 Display Start Address Register 1
REG[14h]
RW
Start Address
Bit 15
Start Address
Bit 14
Start Address
Bit 13
Start Address
Bit 12
Start Address
Bit 11
Start Address
Bit 10
Start Address
Bit 9
Start Address
Bit 8
Screen 2 Display Start Address Register 2
REG[15h]
RW
n/a
Start Address
Bit 19
Start Address
Bit 18
Start Address
Bit 17
Start Address
Bit 16
Memory Address Offset Register 0
REG[16h]
RW
Memory
Address
Offset Bit 7
Memory
Address
Offset Bit 6
Memory
Address
Offset Bit 5
Memory
Address
Offset Bit 4
Memory
Address
Offset Bit 3
Memory
Address
Offset Bit 2
Memory
Address
Offset Bit 1
Memory
Address
Offset Bit 0
Memory Address Offset Register 1
REG[17h]
RW
n/a
Memory
Address
Offset Bit 10
Memory
Address
Offset Bit 9
Memory
Address
Offset Bit 8
相關(guān)PDF資料
PDF描述
M34552M8H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48
M34552G8HFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48
M34556G8HFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42
M34556M8-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
M34556M8H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34552G8HFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34552M4H-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34552M4-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34552M8H-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34552M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER