- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296354 > M312L1713ETS-CAA 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號： | M312L1713ETS-CAA |
| 元件分類： | DRAM |
| 英文描述： | 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁數(shù)： | 3/21頁 |
| 文件大?。?/td> | 336K |
| 代理商： | M312L1713ETS-CAA |
DDR SDRAM
128MB, 256MB Registered DIMM
Rev. 1.2 August. 2003
Note : 1. VID is the magnitude of the difference between the input level on CK and the input on CK.
2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.
3. These parameters should be tested at the pim on actual components and may be checked at either the pin or the pad in
simulation. the AC and DC input specificatims are refation to a Vref envelope that has been bandwidth limited 20MHz.
Output Load Circuit (SSTL_2)
Output
Z0=50
CLOAD=30pF
VREF
=0.5*VDDQ
RT=50
Vtt=0.5*VDDQ
Input/Output Capacitance
(VDD=2.5V, VDDQ=2.5V, TA= 25
°C, f=1MHz)
Parameter
Symbol
M383(12)L1713ETS, M383(12)L3310ETS
Unit
Min
Max
Input capacitance(A0 ~ A11, BA0 ~ BA1,RAS,CAS,WE )CIN1
9
11
pF
Input capacitance(CKE0)
CIN2
9
11
pF
Input capacitance( CS0)
CIN3
9
11
pF
Input capacitance( CLK0, CLK0 )CIN4
11
12
pF
Input capacitance(DM0~DM8)
CIN5
10
11
pF
Data & DQS input/output capacitance(DQ0~DQ63)
Cout1
10
11
pF
Data input/output capacitance (CB0~CB7)
Cout2
10
11
pF
Parameter
Symbol
M383(12)L3313ETS
Unit
Min
Max
Input capacitance(A0 ~ A11, BA0 ~ BA1,RAS,CAS,WE )CIN1
9
11
pF
Input capacitance(CKE0,CKE1)
CIN2
9
11
pF
Input capacitance( CS0, CS1)
CIN3
9
11
pF
Input capacitance( CLK0, CLK0 )CIN4
11
12
pF
Input capacitance(DM0~DM8)
CIN5
10
11
pF
Data & DQS input/output capacitance(DQ0~DQ63)
Cout1
10
11
pF
Data input/output capacitance (CB0~CB7)
Cout2
10
11
pF
AC Operating Conditions
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
VIH(AC)
VREF + 0.31
V
3
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
VIL(AC)
VREF - 0.31
V
3
Input Differential Voltage, CK and CK inputs
VID(AC)
0.7
VDDQ+0.6
V
1
Input Crossing Point Voltage, CK and CK inputs
VIX(AC)
0.5*VDDQ-0.2
0.5*VDDQ+0.2
V
2
相關PDF資料 |
PDF描述 |
|---|---|
| M312L5720BZ0-CB3 | 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184 |
| M312L5720DZ3-CB3 | 256M X 72 DDR DRAM MODULE, 0.7 ns, DMA184 |
| M32002AMMJFREQ | VCXO, CLOCK, 150 MHz - 1400 MHz, CMOS OUTPUT |
| M32016BGPJFREQ | VCXO, CLOCK, 150 MHz - 1400 MHz, PECL OUTPUT |
| M32026AUMJFREQ | VCXO, CLOCK, 150 MHz - 1400 MHz, CMOS OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M312L2828ET0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Registered Module |
| M312L2828ET0-CB000 | 制造商:Samsung Semiconductor 功能描述:512MDDRSTK_SMDDR SDRAM MODULX72TSOP2-400 - Bulk |
| M312L2920BG0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Registered Module |
| M312L2920BG0-A2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Registered Module |
| M312L2920BG0-B0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Registered Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。