參數(shù)資料
型號(hào): M30L0R8000T0ZAQ
廠商: 意法半導(dǎo)體
英文描述: 256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
中文描述: 256兆位(16Mb的x16插槽,多銀行,多層次,多突發(fā))1.8V電源快閃記憶體
文件頁(yè)數(shù): 13/83頁(yè)
文件大小: 1363K
代理商: M30L0R8000T0ZAQ
13/83
M30L0R8000T0, M30L0R8000B0
BUS OPERATIONS
There are six standard bus operations that control
the device. These are Bus Read, Bus Write, Ad-
dress Latch, Output Disable, Standby and Reset.
See
Table 3., Bus Operations
, for a summary.
Typically glitches of less than 5ns on Chip Enable
or Write Enable are ignored by the memory and do
not affect Bus Write operations.
Bus Read.
Bus Read operations are used to out-
put the contents of the Memory Array, the Elec-
tronic Signature, the Status Register and the
Common Flash Interface. Both Chip Enable and
Output Enable must be at V
IL
in order to perform a
read operation. The Chip Enable input should be
used to enable the device. Output Enable should
be used to gate data onto the output. The data
read depends on the previous command written to
the memory (see Command Interface section).
See Figures
10
,
11
,
12
and
13
Read AC Wave-
forms, and Tables
23
and
24
Read AC Character-
istics, for details of when the output becomes
valid.
Bus Write.
Bus Write operations write Com-
mands to the memory or latch Input Data to be
programmed. A bus write operation is initiated
when Chip Enable and Write Enable are at V
IL
with
Output Enable at V
IH
. Commands, Input Data and
Addresses are latched on the rising edge of Write
Enable or Chip Enable, whichever occurs first. The
addresses can also be latched prior to the write
operation by toggling Latch Enable. In this case
the Latch Enable should be tied to V
IH
during the
bus write operation.
See Figures
16
and
17
, Write AC Waveforms, and
Tables
25
and
26
, Write AC Characteristics, for
details of the timing requirements.
Address Latch.
Address latch operations input
valid addresses. Both Chip enable and Latch En-
able must be at V
IL
during address latch opera-
tions. The addresses are latched on the rising
edge of Latch Enable.
Output Disable.
The outputs are high imped-
ance when the Output Enable is at V
IH
.
Standby.
Standby disables most of the internal
circuitry allowing a substantial reduction of the cur-
rent consumption. The memory is in standby when
Chip Enable and Reset are at V
IH
. The power con-
sumption is reduced to the standby level I
DD3
and
the outputs are set to high impedance, indepen-
dently from the Output Enable or Write Enable in-
puts. If Chip Enable switches to V
IH
during a
program or erase operation, the device enters
Standby mode when finished.
Reset.
During Reset mode the memory is dese-
lected and the outputs are high impedance. The
memory is in Reset mode when Reset is at V
IL
.
The power consumption is reduced to the Reset
level, independently from the Chip Enable, Output
Enable or Write Enable inputs. If Reset is pulled to
V
SS
during a Program or Erase, this operation is
aborted and the memory content is no longer valid.
Table 3. Bus Operations
Note: 1. X = Don't care.
2. L can be tied to V
IH
if the valid address has been previously latched.
3. Depends on G.
4. WAIT signal polarity is configured using the Set Configuration Register command.
Operation
E
G
W
L
RP
WAIT
(4)
DQ15-DQ0
Bus Read
V
IL
V
IL
V
IH
V
IL(2)
V
IH
Data Output
Bus Write
V
IL
V
IH
V
IL
V
IL(2)
V
IH
Data Input
Address Latch
V
IL
X
V
IH
V
IL
V
IH
Data Output or Hi-Z
(3)
Output Disable
V
IL
V
IH
V
IH
X
V
IH
Hi-Z
Hi-Z
Standby
V
IH
X
X
X
V
IH
Hi-Z
Hi-Z
Reset
X
X
X
X
V
IL
Hi-Z
Hi-Z
相關(guān)PDF資料
PDF描述
M30L0R8000T0ZAQF 256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M30L0R8000T0ZAQT 256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M30L0R8000T0ZAQE AB 35C 7#12,28#16 PIN RECP
M30L0R8000B0ZAQE 256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M30L0R8000B0ZAQF CAP 0.1UF 50V 10% X7R DIP-2 BULK S-MIL-C-39014
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30L0R8000T0ZAQE 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M30L0R8000T0ZAQF 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M30L0R8000T0ZAQT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory
M30L40C 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Dual Common-Cathode Schottky Rectifier
M30L40C-E3/4W 功能描述:肖特基二極管與整流器 40 Volt 30 Amp Dual Common-Cathode RoHS:否 制造商:Skyworks Solutions, Inc. 產(chǎn)品:Schottky Diodes 峰值反向電壓:2 V 正向連續(xù)電流:50 mA 最大浪涌電流: 配置:Crossover Quad 恢復(fù)時(shí)間: 正向電壓下降:370 mV 最大反向漏泄電流: 最大功率耗散:75 mW 工作溫度范圍:- 65 C to + 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-143 封裝:Reel