- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359054 > M30L0R8000B0 (意法半導(dǎo)體) 256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M30L0R8000B0 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| 中文描述： | 256兆位（16Mb的x16插槽，多銀行，多層次，多突發(fā)）1.8V電源快閃記憶體 |
| 文件頁數(shù)： | 14/83頁 |
| 文件大?。?/td> | 1363K |
| 代理商： | M30L0R8000B0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
M30L0R8000T0, M30L0R8000B0
14/83
COMMAND INTERFACE
All Bus Write operations to the memory are inter-
preted by the Command Interface. Commands
consist of one or more sequential Bus Write oper-
ations. An internal Program/Erase Controller han-
dles all timings and verifies the correct execution
of the program and erase commands. The Pro-
gram/Erase Controller provides a Status Register
whose output may be read at any time to monitor
the progress or the result of the operation.
The Command Interface is reset to read mode
when power is first applied, when exiting from Re-
set or whenever V
DD
is lower than V
LKO
. Com-
mand sequences must be followed exactly. Any
invalid combination of commands will be ignored.
Refer to
Table 4., Command Codes
,
Table
5., Standard Commands
,
Table 6., Factory Pro-
gram Command
, and
APPENDIX D., COMMAND
INTERFACE STATE TABLES
, for a summary of
the Command Interface.
Table 4. Command Codes
Read Array Command
The Read Array command returns the addressed
bank to Read Array mode.
One Bus Write cycle is required to issue the Read
Array command. Once a bank is in Read Array
mode, subsequent read operations will output the
data from the memory array.
A Read Array command can be issued to any
banks while programming or erasing in another
bank.
If the Read Array command is issued to a bank
currently executing a program or erase operation,
the bank will return to Read Array mode but the
program or erase operation will continue, however
the data output from the bank is not guaranteed
until the program or erase operation has finished.
The read modes of other banks are not affected.
Read Status Register Command
The device contains a Status Register that is used
to monitor program or erase operations.
The Read Status Register command is used to
read the contents of the Status Register for the ad-
dressed bank.
One Bus Write cycle is required to issue the Read
Status Register command. Once a bank is in Read
Status Register mode, subsequent read opera-
tions will output the contents of the Status Regis-
ter.
The Status Register data is latched on the falling
edge of the Chip Enable or Output Enable signals.
Either Chip Enable or Output Enable must be tog-
gled to update the Status Register data
The Read Status Register command can be is-
sued at any time, even during program or erase
operations. The Read Status Register command
will only change the read mode of the addressed
bank. The read modes of other banks are not af-
fected. Only Asynchronous Read and Single Syn-
chronous Read operations should be used to read
the Status Register. A Read Array command is re-
quired to return the bank to Read Array mode.
See
Table 9.
for the description of the Status Reg-
ister Bits.
Hex Code
Command
01h
Block Lock Confirm
03h
Set Configuration Register Confirm
10h
Alternative Program Setup
20h
Block Erase Setup
2Fh
Block Lock-Down Confirm
40h
Program Setup
50h
Clear Status Register
60h
Block Lock Setup, Block Unlock Setup,
Block Lock Down Setup and Set
Configuration Register Setup
70h
Read Status Register
80h
Buffer Enhanced Factory Program
90h
Read Electronic Signature
98h
Read CFI Query
B0h
Program/Erase Suspend
C0h
Protection Register Program
D0h
Program/Erase Resume, Block Erase
Confirm, Block Unlock Confirm or Buffer
Program Confirm
E8h
Buffer Program
FFh
Read Array
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30LW128D | 128 Mbit (two 64Mbit, x8/x16, Uniform Block, Flash Memories) 3V Supply, Multiple Memory Product |
| M30LW128D110N1T | 128 Mbit (two 64Mbit, x8/x16, Uniform Block, Flash Memories) 3V Supply, Multiple Memory Product |
| M30LW128D110N6T | 128 Mbit (two 64Mbit, x8/x16, Uniform Block, Flash Memories) 3V Supply, Multiple Memory Product |
| M30LW128D110ZA1T | 128 Mbit (two 64Mbit, x8/x16, Uniform Block, Flash Memories) 3V Supply, Multiple Memory Product |
| M30LW128D110ZA6T | 128 Mbit (two 64Mbit, x8/x16, Uniform Block, Flash Memories) 3V Supply, Multiple Memory Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30L0R8000B0ZAQ | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000B0ZAQE | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000B0ZAQF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000B0ZAQT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
| M30L0R8000T0 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。